共 22 条
[1]
ABADIR MS, 1983, COMPUT SURV, V15, P175, DOI 10.1145/356914.356916
[2]
ADAMS RD, 1996, P IEEE N ATL TEST WO, P27
[3]
Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS,
2001,
:496-503
[4]
Impact of memory cell array bridges on the faulty behavior in embedded DRAMs
[J].
PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000),
2000,
:282-289
[5]
[Anonymous], 1998, TESTING SEMICONDUCTO
[6]
[Anonymous], P INT TEST C
[7]
BREUDER MA, 1976, DIAGNOSIS RELIABLE D
[9]
Testing static and dynamic faults in random access memories
[J].
20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS,
2002,
:395-400