Linked faults in random access memories: Concept, fault models, test algorithms, and industrial results

被引:41
作者
Hamdioui, S [1 ]
Al-Ars, Z
van de Goor, AJ
Rodgers, M
机构
[1] Delft Univ Technol, Fac Elect Engn Math & Comp Sci, Comp Engn Lab, NL-2628 CD Delft, Netherlands
[2] Intel Corp, Santa Clara, CA 95052 USA
关键词
fault coverage; functional fault models (FFMs); linked faults (Us); march tests; memory testing;
D O I
10.1109/TCAD.2004.826578
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The analysis of linked faults (Us), which are faults that influence the behavior of each other, such that masking can occur, has proven to be a source for new memory tests, characterized by an increased fault coverage. However, many newly reported fault models have not been investigated from the point-of-view of Us. This paper presents a complete analysis of Us, based on the concept of fault primitives, such that the whole space of LFs is investigated and accounted for and validated. Some simulated defective circuits, showing linked-fault behavior, will be also presented. The paper establishes detection conditions along with new tests to detect each fault class. The tests are merged into a single test March SL detecting all considered LFs. Preliminary test results, based on Intel advanced caches, show that its fault coverage is high as compared with all other traditional tests and that it detects some unique faults; this makes March SL very attractive industrially.
引用
收藏
页码:737 / 757
页数:21
相关论文
共 22 条
[1]  
ABADIR MS, 1983, COMPUT SURV, V15, P175, DOI 10.1145/356914.356916
[2]  
ADAMS RD, 1996, P IEEE N ATL TEST WO, P27
[3]   Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs [J].
Al-Ars, Z ;
van de Goor, AJ .
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, :496-503
[4]   Impact of memory cell array bridges on the faulty behavior in embedded DRAMs [J].
Al-Ars, Z ;
van de Goor, AJ .
PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, :282-289
[5]  
[Anonymous], 1998, TESTING SEMICONDUCTO
[6]  
[Anonymous], P INT TEST C
[7]  
BREUDER MA, 1976, DIAGNOSIS RELIABLE D
[8]   A REALISTIC FAULT MODEL AND TEST ALGORITHMS FOR STATIC RANDOM-ACCESS MEMORIES [J].
DEKKER, R ;
BEENKER, F ;
THIJSSEN, L .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (06) :567-572
[9]   Testing static and dynamic faults in random access memories [J].
Hamdioui, S ;
Al-Ars, Z ;
van de Goor, AJ .
20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, :395-400
[10]   Efficient tests for realistic faults in dual-port SRAMs [J].
Hamdioui, S ;
van de Goor, AJ .
IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (05) :460-473