An Analysis of the Timing Behavior of CMOS Digital Blocks under Simultaneous Switching Noise Conditions

被引:0
作者
Azais, F. [1 ]
Bertrand, Y. [1 ]
Renovell, M. [1 ]
机构
[1] Univ Montpellier 2, LIRMM, CNRS, F-34392 Montpellier, France
来源
PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS | 2009年
关键词
signal integrity; simulteneous switching noise (SSN); timing behavior; digital circuits;
D O I
10.1109/DDECS.2009.5012119
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper analyzes the impact of Simultaneous Switching Noise (SSN) on the timing behavior of CMOS digital blocks. The concept of Instantaneous Transfer Function is introduced to interpret noisy signals and perform timing measurements on such signals. It is shown that the average swing during switching is the key parameter to predict the noise impact on the delay of a logic path, whereas the peak of noise is not relevant. The influence of structural parameters such as the block topology is evaluated, and the unpredictable aspect of SSN impact on path delay is highlighted.
引用
收藏
页码:158 / 163
页数:6
相关论文
共 18 条
[11]  
HEYDARI P, 2000, P IEEE ICCD VLSI COM
[12]  
Kim S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P22
[13]  
KRSTIC A, 1999, P INT TEST C, P181
[14]   Ground bounce modelling for digital gigascale integrated circuits [J].
Pons, M. ;
Martorell, F. ;
Aragones, X. ;
Moll, F. ;
Rubio, A. .
IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, :305-309
[15]  
RAHALARABI T, 2002, P S VLSI CIRC
[16]   Impact of power-supply noise on timing in high-frequency microprocessors [J].
Saint-Laurent, M ;
Swaminathan, M .
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01) :135-144
[17]   SIMULTANEOUS SWITCHING GROUND NOISE CALCULATION FOR PACKAGED CMOS DEVICES [J].
SENTHINATHAN, R ;
PRINCE, JL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) :1724-1728
[18]  
Yang L, 2003, 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P410