On the routing and scalability of MZI-based optical Benes interconnects

被引:6
作者
Kynigos, Markos [1 ]
Pascual, Jose A. [2 ]
Navaridas, Javier [1 ]
Lujan, Mikel [1 ]
Goodacre, John [1 ]
机构
[1] Univ Manchester, Sch Comp Sci, Oxford Rd, Manchester M13 9PL, Lancs, England
[2] Univ Basque Country, San Sebastian, Spain
关键词
Emerging optical and photonic technologies; Network on chip; Circuit switching; Optical interconnects; SILICON; SWITCH; PERFORMANCE; CHIP;
D O I
10.1016/j.nancom.2020.100337
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon Photonic interconnects are a promising technology for scaling computing systems into the exascale domain. However, there exist significant challenges in terms of optical losses and complexity. In this work, we evaluate the applicability of a thermally/electrically tuned Beneg network based on Mach-Zehnder Interferometers for on-chip and inter-chip interconnects as regards its scalability. We examine how insertion loss, laser power and switching energy consumption scale with the number of endpoints. In addition, we propose a set of hardware-inspired routing strategies that leverage the inherent asymmetry present in the switching components. We evaluate a range of network sizes, from 16 up to 256 endpoints, using 8 realistic and synthetic workloads and found very promising results. Our routing strategies offer a reduction in path-dependent insertion loss of up to 35% in the best case, as well as a laser power reduction of 31% for 32 endpoints. In addition, bit-switching energy is reduced by between 8% and 15% using the most efficient routing strategy, depending on the communication workload. We also show that workload execution time can be reduced with the best strategies by 5%-25% in some workloads, while the worst-case increases are at most 3%. Using our routing strategies, we show that under the examined technology parameters, a 32-endpoint interconnect can be considered for the NoC domain in terms of insertion loss and laser power, even when using conservative parameters for the modulator. (C) 2020 Elsevier B.V. All rights reserved.
引用
收藏
页数:19
相关论文
共 72 条
  • [1] Optics in Computing: From Photonic Network-on-Chip to Chip-to-Chip Interconnects and Disintegrated Architectures
    Alexoudi, Theonitsa
    Terzenidis, Nikolaos
    Pitris, Stelios
    Moralis-Pegios, Miltiadis
    Maniotis, Pavlos
    Vagionas, Christos
    Mitsolidou, Charoula
    Mourgias-Alexandris, George
    Kanellos, George T.
    Miliou, Amalia
    Vyrsokinos, Konstantinos
    Pleros, Nikos
    [J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2019, 37 (02) : 363 - 379
  • [2] [Anonymous], 2012, TEL STAND SECT INT T
  • [3] [Anonymous], 2017, ACM Computing Surveys (CSUR), DOI DOI 10.1145/3131346
  • [4] A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon age
    Asad, Arghavan
    Dorostkar, Aniseh
    Mohammadi, Farah
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2018,
  • [5] METEOR: Hybrid Photonic Ring-Mesh Network-on-Chip for Multicore Architectures
    Bahirat, Shirish
    Pasricha, Sudeep
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13
  • [6] A Survey of On-Chip Optical Interconnects
    Bashir, Janibul
    Peter, Eldhose
    Sarangi, Smruti R.
    [J]. ACM COMPUTING SURVEYS, 2019, 51 (06)
  • [7] Bernier E., 2019, 2019 24th OptoElectronics and Communications Conference (OECC) and 2019 International Conference on Photonics in Switching and Computing (PSC), P1
  • [8] Scalability of Optical Interconnects Based on Microring Resonators
    Bianco, Andrea
    Cuda, Davide
    Gaudino, Roberto
    Gavilanes, Guido
    Neri, Fabio
    Petracca, Michele
    [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2010, 22 (15) : 1081 - 1083
  • [9] Biberman A, 2007, IEEE LEOS ANN MTG, P474
  • [10] Bie YQ, 2017, NAT NANOTECHNOL, V12, P1124, DOI [10.1038/NNANO.2017.209, 10.1038/nnano.2017.209]