Energy-Efficient Adaptive Pipelined MPSoCs for Multimedia Applications

被引:11
|
作者
Javaid, Haris [1 ]
Shafique, Muhammad [2 ]
Henkel, Joerg [2 ]
Parameswaran, Sri [1 ]
机构
[1] Univ New S Wales, Sch Comp Sci & Engn, Sydney, NSW 2052, Australia
[2] Karlsruhe Inst Technol, Chair Embedded Syst, D-76131 Karlsruhe, Germany
关键词
Multimedia applications; multiprocessor system-on-chip (MPSoC); runtime adaptability; POWER MANAGEMENT; MULTIPROCESSOR; EXPLORATION; PARALLELISM;
D O I
10.1109/TCAD.2014.2298196
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Pipelined MPSoCs provide a high throughput implementation platform for multimedia applications. They are typically balanced at design-time considering worst-case scenarios so that a given throughput can be fulfilled at all times. Such worst-case pipelined MPSoCs lack runtime adaptability and result in inefficient resource utilization and high power/energy consumption under a dynamic workload. In this paper, we propose a novel adaptive architecture and a distributed runtime processor manager to enable runtime adaptation in pipelined MPSoCs. The proposed architecture consists of main processors and auxiliary processors, where a main processor uses differing number of auxiliary processors considering runtime workload variations. The runtime processor manager uses a combination of application's execution and knowledge, and offline profiling and statistical information to proactively predict the auxiliary processors that should be used by a main processor. The idle auxiliary processors are then deactivated using clock-or power-gating. Each main processor with a pool of auxiliary processors has its own runtime manager, which is independent of the other main processors, enabling a distributed runtime manager. Our experiments with an H. 264 video encoder for HD720p resolution at 30 frames/s show that the adaptive pipelined MPSoC consumed up to 29% less energy (computed using processors and caches) than a worst-case pipelined MPSoC, while delivering a minimum of 28.75 frames/s. Our results show that adaptive pipelined MPSoCs can emerge as an energy-efficient implementation platform for advanced multimedia applications.
引用
收藏
页码:663 / 676
页数:14
相关论文
共 50 条
  • [11] Low-Power Adaptive Pipelined MPSoCs for Multimedia: An H.264 Video Encoder Case Study
    Javaid, Haris
    Shafique, Muhammad
    Parameswaran, Sri
    Henkel, Joerg
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 1032 - 1037
  • [12] Reliability-Aware and Energy-Efficient Synthesis of NoC based MPSoCs
    Zou, Yong
    Pasricha, Sudeep
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 643 - 650
  • [13] Evaluating the Effects of Reducing Voltage Margins for Energy-Efficient Operation of MPSoCs
    do Nascimento, Diego V. Cirilo
    Georgiou, Kyriakos
    Eder, Kerstin I.
    Xavier-de-Souza, Samuel
    IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (01) : 25 - 28
  • [14] Multi-Mode Pipelined MPSoCs for Streaming Applications
    Javaid, Haris
    Witono, Daniel
    Parameswaran, Sri
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 231 - 236
  • [15] An Adaptive Energy-Efficient Stream Decoding System for Cloud Multimedia Network on Multicore Architectures
    Lai, Chin-Feng
    Lai, Ying-Xun
    Wang, Ming-Shi
    Niu, Jian-Wei
    IEEE SYSTEMS JOURNAL, 2014, 8 (01): : 194 - 201
  • [16] Energy-Efficient High-Speed CMOS Pipelined Multiplier
    Aguirre-Hernandez, Mariano
    Linares-Aranda, Monico
    2008 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE 2008), 2008, : 319 - 323
  • [17] Energy-Efficient Pipelined Bloom Filters for Network Intrusion Detection
    Kaya, Ilhan
    Kocak, Taskin
    2006 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-12, 2006, : 2382 - 2387
  • [18] Energy-Efficient Time-Interleaved and Pipelined SAR ADCs
    Lin, Jiaming
    Yu, Wenhuan
    Temes, Gabor C.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1452 - 1455
  • [19] Energy-Efficient CNN Implementation on a Deeply Pipelined FPGA Cluster
    Zhang, Chen
    Wu, Di
    Sun, Jiayu
    Sun, Guangyu
    Luo, Guojie
    Cong, Jason
    ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 326 - 331
  • [20] Energy-efficient Pipelined DTW Architecture on Hybrid Embedded Platforms
    Zhou, Hanqing
    Xu, Xiaowei
    Hu, Yu
    Yu, Guangyu
    Yan, Zeyu
    Lin, Feng
    Xu, Wenyao
    2015 SIXTH INTERNATIONAL GREEN COMPUTING CONFERENCE AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2015,