Modeling Methodologies for Multi Level PCB-Package Co-Simulation & Co-Design

被引：0
|
作者：
Scogna, Antonio Ciccomancini [1 ]
Chiang, ChunTong [2 ]
Lau, Linus [3 ]
机构：
[1] CST Amer Inc, 492 Old Connecticut Path,505, Framingham, MA 01701 USA
[2] CST S E Asia, Singapore, Singapore
[3] CST, Kepong, Malaysia
来源：
2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS) | 2013年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：57 / 57
页数：1
相关论文
共 50 条
  • [31] Modeling of hierarchical power/ground network based on segmentation method for package/board co-design and simulation
    Kim, Jaemin
    Jeong, Youchul
    Kim, Jingook
    Lee, Junho
    Shim, Jongjoo
    Kim, Joungho
    2006 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, PROCEEDINGS, 2006, : 16 - 19
  • [32] Offline adaptation of co-simulation time steps by leveraging past co-simulation runs in multi-level mechatronic systems
    Inci, Emin Oguz
    Croes, Jan
    Bosmans, Jelle
    Vermaut, Martijn
    Desmet, Wim
    MECHANISM AND MACHINE THEORY, 2022, 171
  • [33] Chip-Package-PCB Co-Design: Dealing with Harmonic Desensitization in RF SoC/SiP
    Han, Fu-Yi
    Wu, Wen Zhou
    Lee, Herbert
    Hsieh, Tony
    Tang, Tina
    Chen, Nan-Cheng
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 113 - 115
  • [34] Chip Package-System Co-Design
    Zheng, Ji
    Lee, Henry
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 287 - 289
  • [35] Chip-Package Co-Simulation with Multiscale Structures
    Ha, Myunghyun
    Srinivasan, Krishna
    Swaminathan, Madhavan
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 317 - 320
  • [36] Challenges in IC-Package-PCB Co-design of an Advanced Flip-Chip PoP Package for a Mobile Application
    Lecoq, Xavier
    Cosmo, Stephane
    Bacle, Prem
    Devey, Corinne
    Bayet, Olivier
    Schwarz, Laurent
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [37] Signal and power integrity co-simulation for multi-layered system on package modules
    Bharath, Krishna
    Engin, Ege
    Swaminathan, Madhavan
    Uriu, Kazuhide
    Yamada, Toru
    2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 65 - +
  • [38] Co-simulation in hydromet process design
    Oshinowo, L
    Fok, I
    INTERNATIONAL LATERITE NICKEL SYMPOSIUM-2004, 2004, : 335 - 344
  • [39] Effective heterogenous design and co-simulation
    Chang, WT
    Kalavade, A
    Lee, EA
    HARDWARE/SOFTWARE CO-DESIGN, 1996, 310 : 187 - 212
  • [40] CHIP-PKG-PCB Co-design methodology
    Sato, Atsushi
    Kimura, Yoshiyuki
    Matsumura, Motoaki
    Fujitsu Scientific and Technical Journal, 2013, 49 (01): : 131 - 137
12345