A simulation-based analysis of the cycle time of cluster tools in semiconductor manufacturing

被引：0

作者：

Niedermayer, H ^{[1
]}

Rose, O ^{[1
]}

机构：

[1] Univ Tubingen, Inst Comp Sci, D-72076 Tubingen, Germany

来源：

SIMULATION IN INDUSTRY | 2003年

关键词：

simulation; manufacturing; semiconductor; cluster tools;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Cluster tools are widely used in modem semiconductor manufacturing facilities. In parallel mode they offer high throughput at the cost of a complex behaviour with regard to lot cycle times. The reason is that cluster tools are behave like small factories themselves. We analyze the slow-down of the processing of a lot that is caused by other lots in the tool and examine how the slow-down factor can be used for scheduling and for predicting lot cycle times. This cycle time analysis is mandatory for production planning and can only be done by simulation so far.

引用

页码：349 / 354

页数：6

共 11 条

[1]

[Anonymous], WAFER FABRICATION FA

[2]

[Anonymous], 2001, SCHEDULING THEORY AL

[3]

ATHERTON RW, 1990, P IEEE SEMI ADV SEM

[4]

BOHR M, 1999, THESIS U WURZBURG GE

[5]

DUMMLER MA, 1999, P 1999 WINT SIM C, P875

[6]

KOEHLER EJ, P 1999 WINT SIM C, P714

[7] Single-wafer cluster tool performance: An analysis of the effects of redundant chambers and revisitation sequences on throughput [J].

Perkinson, TL ;

Gyurcsik, RS ;

McLarty, PK .

IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (03) :384-400

[8] SINGLE-WAFER CLUSTER TOOL PERFORMANCE - AN ANALYSIS OF THROUGHPUT [J].

PERKINSON, TL ;

MCLARTY, PK ;

GYURCSIK, RS ;

CAVIN, RK .

IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (03) :369-373

[9]

SCHMID M, THESIS U WURZBURG GE

[10]

SEIDEL G, 2001, THESIS TU GRAZ AUSTR

← 1 2 →