An implementation of a new 11-bit 1.2 GS/s hybrid DAC with a noval 3-bit Sub-DAC

被引：8

作者：

Ghasemian, Hossein ^{[1
]}

Ahmadi, Amirhossein ^{[1
]}

Abiri, Ebrahim ^{[1
]}

Salehi, Mohammad Reza ^{[1
,2
]}

机构：

[1] Shiraz Univ Technol, Dept Elect & Elect Engn, Shiraz, Iran

[2] Reg Informat Ctr Sci & Technol RICeST, Jam E Jam Ave, Shiraz, Iran

来源：

MICROELECTRONICS JOURNAL | 2020年 / 103卷 / 103期

关键词：

Digital to analog converter; Current steering; Resistor ladder; Hybrid DAC; Low power; High-speed DAC; CMOS; ANALOG;

D O I：

10.1016/j.mejo.2020.104872

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

this brief presents a new 11-bit 1.2 GS/s hybrid digital to analog converter (DAC) simulated in 65 nm CMOS technology. In this new structure, a combination of a resistor ladder and current sources is used to realize the 11-bit DAC structure. The current sources are connected to different nodes of the resistor ladder in a logical way. In this situation, equal current sources make different voltage values. Furthermore, the complicated binary to thermometer decoders are exchanged with the basic digital logics. This new technique remarkably reduces the number of current sources needed for realization an 11-bit DAC and leads to the circuit dissipates just 4.68 mW power while the power supply is 1.2 V. Also, the occupied area is 0.0061 mm(2). Post layout simulation results indicate that the spurious-free dynamic range (SFDR) is more than 70 dB over 600 MHz Nyquist BW. The INL and DNL parameters are also obtained better than 1.2 LSB and 1 LSB, respectively.

引用

页数：11

共 21 条

[1] Very high-speed and high-accuracy current-steering CMOS D/A converter using a novel 3-D decoder [J].

Aliparast, Peiman ;

Nasirzadeh, Nasser .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 60 (03) :195-204

[2] Architectural trends in current-steering digital-to-analog converters [J].

Balasubramanian, S. ;

Khalil, W. .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (01) :55-67

[3] Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC [J].

Chou, Fang-Ting ;

Hung, Chung-Chih .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (06) :2407-2411

[4]

Jacob Baker R., 2008, CMOS CIRCUIT DESIGN, V1

[5] Modeling Random Clock Jitter Effect of High-Speed Current-Steering NRZ and RZ DAC [J].

Kim, Seonggeon ;

Lee, Kang-Yoon ;

Lee, Minjae .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (09) :2832-2841

[6] A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s With DEMDRZ Technique [J].

Lin, Wei-Te ;

Huang, Hung-Yi ;

Kuo, Tai-Haur .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (03) :708-717

[7] High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure [J].

Mao, Wei ;

Li, Yongfu ;

Heng, Chun-Huat ;

Lian, Yong .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (05) :995-999

[8] A 12-bit 0.35 μm CMOS area optimized current-steering hybrid DAC [J].

Myderrizi, Indrit ;

Zeki, Ali .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 65 (01) :67-75

[9] FINITE DURATION TREATMENT OF CANCER BY USING VACCINE THERAPY AND OPTIMAL CHEMOTHERAPY: STATE-DEPENDENT RICCATI EQUATION CONTROL AND EXTENDED KALMAN FILTER [J].

Nazari, Mostafa ;

Ghaffari, Ali ;

Arab, Farhad .

JOURNAL OF BIOLOGICAL SYSTEMS, 2015, 23 (01) :1-29

[10] Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC [J].

Pal, Neelanjana ;

Nandi, Prajit ;

Biswas, Riju ;

Katakwar, Ashvinkumar G. .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) :233-242

← 1 2 3 →