A 0.5-V Supply, 36 nW Bandgap Reference With 42 ppm/°C Average Temperature Coefficient Within-40 °C to 120 °C

被引:40
作者
Chi-Wa, U. [1 ,2 ,3 ]
Zeng, Wen-Liang [1 ,2 ,3 ]
Law, Man-Kay [1 ,2 ,3 ]
Lam, Chi-Seng [1 ,2 ,3 ]
Martins, Rui Paulo [1 ,3 ,4 ,5 ]
机构
[1] Univ Macau, State Key Lab Analog & Mixed Signal VLSI, Macau 999078, Peoples R China
[2] Univ Macau, Inst Microelect, Macau 999078, Peoples R China
[3] Univ Macau, Fac Sci & Technol, Dept Elect & Comp Engn, Macau 999078, Peoples R China
[4] Univ Macau, Inst Microelect, Macau 999078, Peoples R China
[5] Univ Lisbon, Inst Super Tecn, P-1049001 Lisbon, Portugal
关键词
Temperature measurement; Temperature distribution; Photonic band gap; Power demand; Capacitors; Clocks; Standards; Bandgap voltage reference; low voltage; low power; switched capacitor circuits; temperature coefficient; 0.55-V; BGR;
D O I
10.1109/TCSI.2020.3010998
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a switched capacitor network (SCN)-based bandgap voltage reference (BGR) circuit designed and implemented in a 65nm standard CMOS process with a wide temperature range, high precision, low supply voltage and low power consumption for IoT device application. The proposed BGR employs a 2x charge pump with ripple optimization design to supply the VEB generator, which can relax VDD from 0.9V to 0.5V.A proportional to absolute temperature (PTAT) current source is proposed to bias the PNP BJT in order to reduce the nonlinearity of VEB. Moreover, a voltage divider SCN with low leakage consideration to form the complementary to absolute temperature (CTAT) voltage is designed to reduce the nonlinearity of its coefficient, while a series-parallel SCN with adjusted clock swing to form the PTAT voltage is designed to improve the line regulation of the BGR. The measurement result shows that the proposed BGR has a temperature coefficient (TC) of 42 ppm/degrees C at 0.5V supply within - 40 degrees C to 120 degrees C. The line regulation is 3.2mV/V or 0.64%/V from 0.5V to 1V. Based on 6-chip test result, it shows a 3 degrees / mu variation of 3.08% before trimming, while 0.36% after trimming.
引用
收藏
页码:3656 / 3669
页数:14
相关论文
共 14 条
[1]   A 0.4-V Supply Curvature-Corrected Reference Generator With 84.5-ppm/°C Average Temperature Coefficient Within-40 °C to 130 °C [J].
Basyurt, Pinar Basak ;
Bonizzoni, Edoardo ;
Aksin, Devrim Yilmaz ;
Maloberti, Franco .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (04) :362-366
[2]  
Blaauw D., 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, P1, DOI DOI 10.1109/VLSIT.2014.6894411
[3]   An Ultra Low Power Bandgap Operational at Supply From 0.75 V [J].
Ivanov, Vadim ;
Brederlow, Ralf ;
Gerber, Johannes .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (07) :1515-1523
[4]   Performance comparison of MIM capacitors and metal finger capacitors for analog and RF applications [J].
Lim, QSI ;
Kordesch, AV ;
Keating, RA .
2004 RF and Microwave Conference, RFM 2004, Proceedings, 2004, :85-89
[5]   A 0.55-V, 28-ppm/°C, 83-nW CMOS Sub-BGR With UltraLow Power Curvature Compensation [J].
Liu, Lianxi ;
Mu, Junchao ;
Zhu, Zhangming .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (01) :95-106
[6]   RETRACTED: A Sub-health Risk Appraisal Model Based On Decision Tree and Rough Sets (Retracted Article) [J].
Lu, Xin ;
Liu, Licheng .
PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 7, 2010, :464-467
[7]   A NEW CURVATURE-CORRECTED BANDGAP REFERENCE [J].
MEIJER, GCM ;
SCHMALE, PC ;
VANZALINGE, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (06) :1139-1143
[8]   A 58-ppm/°C 40-nW BGR at Supply From 0.5 V for Energy Harvesting IoT Devices [J].
Mu, Junchao ;
Liu, Lianxi ;
Zhu, Zhangming ;
Yang, Yintang .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (07) :752-756
[9]   1.2-V Supply, 100-nW, 1.09-V Bandgap and 0.7-V Supply, 52.5-nW, 0.55-V Subbandgap Reference Circuits for Nanowatt CMOS LSIs [J].
Osaki, Yuji ;
Hirose, Tetsuya ;
Kuroki, Nobutaka ;
Numa, Masahiro .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (06) :1530-1538
[10]  
Razavi B., 1999, DESIGN ANALOG CMOS I