Entropy Based Test Point Evaluation and Selection Method for Analog Circuit Fault Diagnosis

被引:6
作者
Gao, Yuan [1 ]
Yang, Chenglin [1 ]
Tian, Shulin [1 ]
Chen, Fang [2 ]
机构
[1] UESTC, Sch Automat Engn, Chengdu 611731, Sichuan, Peoples R China
[2] UESTC, Chengdu Coll, Chengdu 611731, Sichuan, Peoples R China
关键词
TEST NODES; DICTIONARY; ALGORITHM;
D O I
10.1155/2014/259430
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
By simplifying tolerance problem and treating faulty voltages on different test points as independent variables, integer-coded table technique is proposed to simplify the test point selection process. Usually, simplifying tolerance problem may induce a wrong solution while the independence assumption will result in over conservative result. To address these problems, the tolerance problem is thoroughly considered in this paper, and dependency relationship between different test points is considered at the same time. A heuristic graph search method is proposed to facilitate the test point selection process. First, the information theoretic concept of entropy is used to evaluate the optimality of test point. The entropy is calculated by using the ambiguous sets and faulty voltage distribution, determined by component tolerance. Second, the selected optimal test point is used to expand current graph node by using dependence relationship between the test point and graph node. Simulated results indicate that the proposed method more accurately finds the optimal set of test points than other methods; therefore, it is a good solution to minimize the size of the test point set. To simplify and clarify the proposed method, only catastrophic and some specific parametric faults are discussed in this paper.
引用
收藏
页数:16
相关论文
共 25 条
[1]   Optimization-based multifrequency test generation for analog circuits [J].
Abderrahman, A ;
Cerny, E ;
Kaminska, B .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2) :59-73
[2]   SBT soft fault diagnosis in analog electronic circuits: A sensitivity-based approach by randomized algorithms [J].
Alippi, C ;
Catelani, M ;
Fort, A ;
Mugnaini, M .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2002, 51 (05) :1116-1125
[3]  
[Anonymous], P 21 INT C DES SYST
[4]   Genetic-algorithm-based method for optimal analog test points selection [J].
Golonek, T. ;
Rutkowski, J. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (02) :117-121
[5]   DC APPROACH FOR ANALOG FAULT DICTIONARY DETERMINATION [J].
HOCHWALD, W ;
BASTIAN, JD .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (07) :523-529
[6]   Multidimensional Fitness Function DPSO Algorithm for Analog Test Point Selection [J].
Jiang, Ronghua ;
Wang, Houjun ;
Tian, Shulin ;
Long, Bing .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2010, 59 (06) :1634-1641
[7]   Quantum-inspired evolutionary algorithm for analog test point selection [J].
Lei, Huajun ;
Qin, Kaiyu .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (03) :491-498
[8]   ANALOG CIRCUITS FAULT DICTIONARY - NEW APPROACHES AND IMPLEMENTATION [J].
LIN, PM ;
ELCHERIF, YS .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1985, 13 (02) :149-172
[9]   A New Optimal Test Node Selection Method for Analog Circuit [J].
Luo, Hui ;
Wang, Youren ;
Lin, Hua ;
Jiang, Yuanyuan .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (03) :279-290
[10]  
MORET BME, 1982, COMPUT SURV, V14, P593, DOI 10.1145/356893.356898