Tool support for verifying UML activity diagrams

被引:80
作者
Eshuis, R
Wieringa, R
机构
[1] Eindhoven Univ Technol, Dept Technol Management, NL-5600 MB Eindhoven, Netherlands
[2] Univ Twente, Dept Comp Sci, NL-7500 AE Enschede, Netherlands
关键词
analysis; tools; software/program verification; model checking; state diagrams; workflow management;
D O I
10.1109/TSE.2004.33
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
We describe a tool that supports verification of workflow models specified in UML activity diagrams. The tool translates an activity diagram into an input format for a model checker according to a mathematical semantics. With the model checker, arbitrary propositional requirements can be checked against the input model. If a requirement fails to hold, an error trace is returned by the model checker, which our tool presents by highlighting a corresponding path in the activity diagram. We summarize our formal semantics, discuss the techniques used to reduce an infinite state space to a finite one, and motivate the need for strong fairness constraints to obtain realistic results. We define requirement-preserving rules for state space reduction. Finally, we illustrate the whole approach with a few example verifications.
引用
收藏
页码:437 / 447
页数:11
相关论文
共 43 条
[1]  
[Anonymous], 1992, CTR STUDY LANGUAGE I
[2]  
[Anonymous], 1999, WFMCTC1011
[3]  
ASARIN E, 1998, P INT C CONC THEOR C
[4]   THE ESTEREL SYNCHRONOUS PROGRAMMING LANGUAGE - DESIGN, SEMANTICS, IMPLEMENTATION [J].
BERRY, G ;
GONTHIER, G .
SCIENCE OF COMPUTER PROGRAMMING, 1992, 19 (02) :87-152
[5]   Enterprise-wide workflow management [J].
Bussler, C .
IEEE CONCURRENCY, 1999, 7 (03) :32-43
[6]   Optimizing symbolic model checking for statecharts [J].
Chan, W ;
Anderson, RJ ;
Beame, P ;
Jones, DH ;
Notkin, D ;
Warner, WE .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2001, 27 (02) :170-190
[7]   Model checking large software specifications [J].
Chan, W ;
Anderson, RJ ;
Beame, P ;
Burns, S ;
Modugno, F ;
Notkin, D ;
Reese, JD .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1998, 24 (07) :498-520
[8]  
Cimatti A., 2000, Int. Journal of Software Tools for Technology Transfer (STTT), V2, P410, DOI DOI 10.1007/S100090050046
[9]   Program slicing for VHDL [J].
Clarke E.M. ;
Fujita M. ;
Rajan S.P. ;
Reps T. ;
Shankar S. ;
Teitelbaum T. .
International Journal on Software Tools for Technology Transfer, 2002, 4 (1) :125-137
[10]  
Clarke EM, 1999, MODEL CHECKING, P1