Comments on "High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits"

被引：1

作者：

Etiemble, Daniel ^{[1
]}

机构：

[1] Paris Saclay Univ, Lab Comp Sci LRI, F-91940 St Aubin, France

来源：

IEEE ACCESS | 2020年 / 8卷

关键词：

Adders; Transistors; Logic gates; Inverters; Flash memories; CNTFETs; Standards;

D O I：

10.1109/ACCESS.2020.3041531

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In the above article [1], R. A. Jaber et al. present the designs of ternary logic circuits based on CNTFET technology. The motivation for designing ternary gates is based on the following assumption quoted in the abstract: "Moreover, multi-valued logic (MVL) circuits provide notable improvements over binary circuits in terms of interconnect complexity, chip area, propagation delay, and energy consumption."

引用

页码：220015 / 220016

页数：2

共 50 条

[41] Constructing a high-performance, energy-efficient cleanroom
Patel, Bill
Greiner, Jerry
Huffman, Tom R.
Microcontamination, 1991, 9 (02): : 29 - 32
[42] Experimental Investigation of Energy-Efficient Digital Circuits Based on eSFQ Logic
Volkmann, Mark H.
Sahu, Anubhav
Fourie, Coenrad J.
Mukhanov, Oleg A.
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2013, 23 (03)
[43] Design of energy-efficient and robust ternary circuits for nanotechnology
Moaiyeri, M. H.
Doostaregan, A.
Navi, K.
IET CIRCUITS DEVICES & SYSTEMS, 2011, 5 (04) : 285 - 296
[44] CNFET based design of unbalanced ternary circuits using efficient shifting literals
Sharma, Trapti
Kumre, Laxmi
MICROELECTRONICS JOURNAL, 2020, 104
[45] A High-Performance and Energy-Efficient FIR Adaptive Filter Using Approximate Distributed Arithmetic Circuits
Jiang, Honglan
Liu, Leibo
Jonker, Pieter P.
Elliott, Duncan G.
Lombardi, Fabrizio
Han, Jie
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 313 - 326
[46] An energy-efficient high-performance processor with reconfigurable data-paths using RSFQ circuits
Takagi, Naofumi
PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2013, 484 : 213 - 216
[47] Logic Synthesis for Energy-Efficient Photonic Integrated Circuits
Zhao, Zheng
Wang, Zheng
Ying, Zhoufeng
Dhar, Shounak
Chen, Ray T.
Pan, David Z.
2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 355 - 360
[48] Energy-efficient high-performance parallel and distributed computing
Khan, Samee Ullah
Bouvry, Pascal
Engel, Thomas
JOURNAL OF SUPERCOMPUTING, 2012, 60 (02): : 163 - 164
[49] High-Performance Energy-Efficient Multicore Embedded Computing
Munir, Arslan
Ranka, Sanjay
Gordon-Ross, Ann
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2012, 23 (04) : 684 - 700
[50] Energy-efficient high-performance parallel and distributed computing
Samee Ullah Khan
Pascal Bouvry
Thomas Engel
The Journal of Supercomputing, 2012, 60 : 163 - 164

← 1 2 3 4 5 →