Comments on "High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits"

被引:1
|
作者
Etiemble, Daniel [1 ]
机构
[1] Paris Saclay Univ, Lab Comp Sci LRI, F-91940 St Aubin, France
关键词
Adders; Transistors; Logic gates; Inverters; Flash memories; CNTFETs; Standards;
D O I
10.1109/ACCESS.2020.3041531
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In the above article [1], R. A. Jaber et al. present the designs of ternary logic circuits based on CNTFET technology. The motivation for designing ternary gates is based on the following assumption quoted in the abstract: "Moreover, multi-valued logic (MVL) circuits provide notable improvements over binary circuits in terms of interconnect complexity, chip area, propagation delay, and energy consumption."
引用
收藏
页码:220015 / 220016
页数:2
相关论文
共 50 条
  • [31] High-performance, energy-efficient IGBTs
    Snyder, Lucy A.
    Electron Prod Garden City NY, 2008, 8
  • [32] A high performance CNFET-based operational transconductance amplifier and its applications
    Cen, Mingcan
    Song, Shuxiang
    Cai, Chaobo
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 91 (03) : 463 - 472
  • [33] CNFET-based designs of Ternary Half-Adder using a novel "decoder-less" ternary multiplexer based on unary operators
    Jaber, Ramzi A.
    El-Hajj, Ahmad M.
    Kassem, Abdallah
    Nimri, Lina A.
    Haidar, Ali M.
    MICROELECTRONICS JOURNAL, 2020, 96
  • [34] A high performance CNFET-based operational transconductance amplifier and its applications
    Mingcan Cen
    Shuxiang Song
    Chaobo Cai
    Analog Integrated Circuits and Signal Processing, 2017, 91 : 463 - 472
  • [35] A Novel Technique to Design GNRFET Based Ternary Logic Circuits for High-Performance Applications
    Venkatramana, P.
    Basha, Shaik Javid
    Sankarnath, V.
    Rao, Y. Mallikarjuna
    Subramanyam, M.V.
    Russian Microelectronics, 2024, 53 (05) : 492 - 499
  • [36] Heterogeneous energy-sparing reconfigurable logic: spin-based storage and CNFET-based multiplexing
    Krishna, Mohan Krishna Gopi
    Roohi, Arman
    Zand, Ramtin
    DeMara, Ronald F.
    IET CIRCUITS DEVICES & SYSTEMS, 2017, 11 (03) : 274 - 279
  • [37] Energy-efficient, high performance circuits for arithmetic units
    Agarwal, Sundeepkumar
    Pavankumar, V. K.
    Yokesh, R.
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 371 - 376
  • [38] Energy-Efficient and High-Performance Data Converters
    Goes, Joao
    2024 31ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM, MIXDES 2024, 2024, : 15 - 15
  • [39] Encodings for high-performance energy-efficient signaling
    Bogliolo, A
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 170 - 175
  • [40] Energy-efficient high-performance storage system
    Wang, Jun
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2640 - 2644