Comments on "High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits"

被引：1

作者：

Etiemble, Daniel ^{[1
]}

机构：

[1] Paris Saclay Univ, Lab Comp Sci LRI, F-91940 St Aubin, France

来源：

IEEE ACCESS | 2020年 / 8卷

关键词：

Adders; Transistors; Logic gates; Inverters; Flash memories; CNTFETs; Standards;

D O I：

10.1109/ACCESS.2020.3041531

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In the above article [1], R. A. Jaber et al. present the designs of ternary logic circuits based on CNTFET technology. The motivation for designing ternary gates is based on the following assumption quoted in the abstract: "Moreover, multi-valued logic (MVL) circuits provide notable improvements over binary circuits in terms of interconnect complexity, chip area, propagation delay, and energy consumption."

引用

页码：220015 / 220016

页数：2

共 50 条

[21] Energy efficient design of CNFET-based multi-digit ternary adders
Vudadha, Chetan
Parlapalli, Sai Phaneendra
Srinivas, M. B.
MICROELECTRONICS JOURNAL, 2018, 75 : 75 - 86
[22] Novel TFET Circuits for High-Performance Energy-Efficient Heterogeneous MOSFET/TFET Logic
Morris, Daniel H.
Avci, Uygar E.
Vaidyanathan, Kaushik
Liu, Huichu
Karnik, Tanay
Young, Ian A.
2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2017,
[23] A High-Performance and Energy-Efficient Ternary Multiplier Using CNTFETs
Abbasian, Erfan
Sofimowloodi, Sobhan
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2023, 48 (11) : 14365 - 14379
[24] A High-Performance and Energy-Efficient Ternary Multiplier Using CNTFETs
Erfan Abbasian
Sobhan Sofimowloodi
Arabian Journal for Science and Engineering, 2023, 48 : 14365 - 14379
[25] Energy-Efficient Pipeline Templates for High-Performance Asynchronous Circuits
Sheikh, Basit Riaz
Manohar, Rajit
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2011, 7 (04)
[26] Design techniques for high-performance, energy-efficient control logic
Ko, U
Hill, A
Balsara, PT
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 97 - 100
[27] Systematic Transistor Sizing of a CNFET-Based Ternary Inverter for High Performance and Noise Margin Enlargement
Takbiri, Mehdi
Navi, Keivan
Mirzaee, Reza Faghih
IEEE ACCESS, 2022, 10 : 10553 - 10565
[28] High-performance energy-efficient D-flip-flop circuits
Ko, UM
Balsara, PT
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (01) : 94 - 98
[29] Energy-efficient design and CNFET implementation of GDI-based ternary prefix adders
Shanmugam, Kavitha
Chandrasekaran, Kumar
Manoharan, Premkumar
Ravichandran, Sowmya
PHYSICA SCRIPTA, 2024, 99 (12)
[30] Energy Efficient Tri-State CNFET Ternary Logic Gates
Tabrizchi, Sepehr
Sharifi, Fazel
Badawy, Abdel-Hameed
INTERNATIONAL JOURNAL OF NANOSCIENCE, 2022, 21 (04)

← 1 2 3 4 5 →