Comments on "High-Performance and Energy-Efficient CNFET-Based Designs for Ternary Logic Circuits"

被引：1
|
作者：
Etiemble, Daniel [1 ]
机构：
[1] Paris Saclay Univ, Lab Comp Sci LRI, F-91940 St Aubin, France
来源：
IEEE ACCESS | 2020年 / 8卷
关键词：
Adders; Transistors; Logic gates; Inverters; Flash memories; CNTFETs; Standards;
D O I：
10.1109/ACCESS.2020.3041531
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In the above article [1], R. A. Jaber et al. present the designs of ternary logic circuits based on CNTFET technology. The motivation for designing ternary gates is based on the following assumption quoted in the abstract: "Moreover, multi-valued logic (MVL) circuits provide notable improvements over binary circuits in terms of interconnect complexity, chip area, propagation delay, and energy consumption."
引用
收藏
页码：220015 / 220016
页数：2
相关论文
共 32 条
  • [1] Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs
    Jaber, Ramzi A.
    Aljaam, Jihad Mohamed
    Owaydat, Bilal N.
    Al-Maadeed, Somaya Ali
    Kassem, Abdallah
    Haidar, Ali Massoud
    IEEE ACCESS, 2021, 9 : 115951 - 115961
  • [2] Novel Design Methodologies for CNFET-Based Ternary Sequential Logic Circuits
    Gadgil, Sharvani
    Vudadha, Chetan
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2022, 21 : 289 - 298
  • [3] Novel CNFET ternary circuit techniques for high-performance and energy-efficient design
    Tabrizchi, Sepehr
    Taheri, MohammadReza
    Navi, Keivan
    Bagherzadeh, Nader
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (02) : 193 - 202
  • [4] Encoder-Based Optimization of CNFET-Based Ternary Logic Circuits
    Vudadha, Chetan
    Rajagopalan, Srinivasan
    Dusi, Aditya
    Phaneendra, P. Sai
    Srinivas, M. B.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (02) : 299 - 310
  • [5] Systematic Transistor Sizing of a CNFET-Based Ternary Inverter for High Performance and Noise Margin Enlargement
    Takbiri, Mehdi
    Navi, Keivan
    Mirzaee, Reza Faghih
    IEEE ACCESS, 2022, 10 : 10553 - 10565
  • [6] A High-Performance and Energy-Efficient Ternary Multiplier Using CNTFETs
    Abbasian, Erfan
    Sofimowloodi, Sobhan
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2023, 48 (11) : 14365 - 14379
  • [7] CNFET based design of unbalanced ternary circuits using efficient shifting literals
    Sharma, Trapti
    Kumre, Laxmi
    MICROELECTRONICS JOURNAL, 2020, 104
  • [8] Early Assessment of Tunnel-FET for Energy-Efficient Logic Circuits
    Crupil, Felice
    Strangiol, Sebastiano
    Palestri, Pierpaolo
    Lanuzzal, Marco
    Esseni, David
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 27 - 30
  • [9] Low-Power and High-Performance Ternary SRAM Designs With Application to CNTFET Technology
    Srinivasu, B.
    Sridharan, K.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 : 562 - 566
  • [10] Monolithic 3-D-Based Nonvolatile Associative Processor for High-Performance Energy-Efficient Computations
    Garzon, Esteban
    Bedoya, Alessandro
    Lanuzza, Marco
    Yavits, Leonid
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2024, 10 : 40 - 48
1234