A reconfigurable vision system for real-time applications

被引:2
作者
Torres-Huitzil, C [1 ]
Arias-Estrada, M [1 ]
机构
[1] Natl Inst Astrophys Opt & Elect, Dept Comp Sci, Puebla 72000, Mexico
来源
REAL-TIME IMAGING VI | 2002年 / 4666卷
关键词
reconfigurability; computer vision; real-time processing;
D O I
10.1117/12.458522
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Recently, a growing community of researchers has used reconfigurable systems to solve computationally intensive problems. Reconfigurability provides optimized processors for systems on chip designs, and makes easy to import technology to a new system through reusable modules. The main objective of this work is the investigation of a reconfigurable computer system targeted for computer vision and real-time applications. The system is intended to circumvent the inherent computational load of most window-based computer vision algorithms. It aims to build a system for such tasks by providing an FPGA-based hardware architecture for task specific vision applications with enough processing power, using the minimum amount of hardware resources as possible, and a mechanism for building systems using this architecture. Regarding the software part of the system, a library of pre-designed and general-purpose modules that implement common window-based computer vision operations is being investigated. A common generic interface is established for these modules in order to define hardware/software components. These components can be interconnected to develop more complex applications, providing an efficient mechanism for transferring image and result data among modules. Some preliminary results are presented and discussed.
引用
收藏
页码:124 / 132
页数:9
相关论文
共 17 条
[1]  
ARIASESTRADA M, 2001, FPL 2001
[2]   REAL-TIME IMAGE-PROCESSING ON A CUSTOM COMPUTING PLATFORM [J].
ATHANAS, PM ;
ABBOTT, AL .
COMPUTER, 1995, 28 (02) :16-24
[3]  
BARR M, 1998, MULTIMEDIA SYSTE SEP, P44
[4]  
CALLAHAN TJ, 1998, SPRINGER VERLAG LNCS, V1492
[5]  
CHANG KC, 1999, DIGITAL SYSTEMS DESI
[6]  
DEMIGNY D, COMPUTER ARCHITECTUR, P240
[7]  
DRAPER B, COMPUTER ARCHITECTUR, P222
[8]  
EDAHIRO M, 2000, IEEE MICRO JUL, P12
[9]  
ESTRADA MA, 2001, J ELECTRON IMAGING, V10, P289
[10]  
ESTRADA MA, 2000, VIS 2000 C MEX DF SE