An efficient architecture for color space conversion using distributed arithmetic

The convergence of computers, the internet and a wide variety of video devices, all using different color representations, is forcing the digital designers today to convert between them. The objective is to have a common color space that all inputs are converted to before algorithms and processes are executed. This paper presents a novel architecture for efficient implementation of a color space conversion suitable for Field Programmable Gate Array (FPGAs) and VLSI. The proposed architecture is based on Distributed Arithmetic (DA) ROM accumulator principles. In addition, it is fully pipelined, platform independent, has a low latency (8 cycles) and a high throughput rate.