VPN acceleration using reconfigurable System-on-Chip technology

被引：0

作者：

Wee, C. M. ^{[1
]}

Sutton, P. R. ^{[1
]}

Bergmann, N. W. ^{[1
]}

Williams, J. A. ^{[1
]}

机构：

[1] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld 4072, Australia

来源：

FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a network architecture that can be implemented on a reconfigurable System-on-Chip (rSoC) that will accelerate the operation of Virtual Private Networks (VPNs). With a small and efficient 3DES-CBC core coupled the flexibility of the rSoC and a network architecture that can scale as needed, this can be an effective solution to the current real world requirement for a flexible and affordable VPN platform.

引用

页码：281 / +

页数：2

共 5 条

[1] The egret platform for reconfigurable system on chip [J].

Bergmann, NW ;

Williams, J .

2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, :340-343

[2]

Chin Mun Wee, 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P654

[3] High performance DES encryption in Virtex™ FPGAs using JBits™ [J].

Patterson, C .

2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, :113-121

[4]

PEREIRA R, 1998, 2451 RFC

[5]

*XIL, 2003, LIB GUID DES EL RAMB, P16

← 1 →