共 5 条
[1]
Rigorous Electrical Modeling of Through Silicon Vias (TSVs) with MOS Capacitance Effects
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2011, 1 (06)
:893-903
[4]
High-Frequency Scalable Electrical Model and Analysis of a Through Silicon Via (TSV)
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2011, 1 (02)
:181-195
[5]
Li Er-Ping., 2012, ELECT MODELING DESIG