An 80MHz 10b pipeline ADC with dynamic range doubling and dynamic reference selection

被引:27
作者
Stroeble, O [1 ]
Dias, V [1 ]
Schwoerer, C [1 ]
机构
[1] Infineon Technol, Munich, Germany
来源
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS | 2004年 / 47卷
关键词
D O I
10.1109/ISSCC.2004.1332794
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:462 / 463
页数:2
相关论文
共 3 条
  • [1] A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter
    Abo, AM
    Gray, PR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) : 599 - 606
  • [2] A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER
    CHO, TB
    GRAY, PR
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 166 - 172
  • [3] A 240-Mbps, 1-W CMOS EPRML read-channel LSI chip using an interleaved subranging pipeline A/D converter
    Matsuura, T
    Nara, T
    Komatsu, T
    Imaizumi, E
    Matsutsuru, T
    Horita, R
    Katsu, H
    Suzumura, S
    Sato, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (11) : 1840 - 1850