A High-Linearity Capacitance-to-Digital Converter Suppressing Charge Errors From Bottom-Plate Switches

被引:15
作者
Li, Bing [1 ]
Sun, Lei [2 ]
Ko, Chi-Tung [1 ]
Wong, Alex Kak-Yeung [1 ]
Pun, Kong-Pang [1 ]
机构
[1] Chinese Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China
[2] Qualcomm Inc, San Diego, CA 92121 USA
关键词
Capacitance-to-digital converter; charge injection; clock feedthrough; unipolar and push-pull-type capacitive sensors; INTERFACE;
D O I
10.1109/TCSI.2014.2298285
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A high-precision capacitance-to-digital converter (CDC) that is configurable to interface with unipolar or push-pull-type capacitive sensors is presented in this paper. In the conventional switched-capacitor CDC, it is well known that clock feedthroughs and charge injections from top-plate switches can be eliminated by a bottom-plate sampling scheme. However, those charge errors from the bottom-plate switches depend on the digital output and the varying value of the sensing capacitor itself. They will thus affect the overall CDC linearity. When the varying range of the sensing capacitor is wide, the nonlinearity becomes more pronounced. This paper proposes new switching and calibration schemes to reduce these non-idealities. A prototype of a second order CDC employing the proposed techniques in a 0.18 mu m CMOS process achieves a 53.2 aF RMS resolution with a 1 ms conversion time. The proposed calibration technique improves the linearity of the CDC from 9.3 bits to 12.3 bits and from 10.1 bits to 13.3 bits in the unipolar and push-pull-type sensing modes, respectively, with a sensing capacitance varying from 0.5 to 3.5 pF. The CDC is also demonstrated with a real-life pressure sensor.
引用
收藏
页码:1928 / 1941
页数:14
相关论文
共 19 条
  • [1] Aezinia F., 2012, SENSORS, 2012 IEEE, s, P1
  • [2] A CMOS nested-chopper instrumentation amplifier with 100-nV offset
    Bakker, A
    Thiele, K
    Huijsing, JH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) : 1877 - 1883
  • [3] Baxter L.K., 1997, Capacitive sensors, Design and Applications
  • [4] Carusone T. C., 2013, ANALOG INTEGRATED CI
  • [5] Danneels H., 2011, 37th European Solid State Circuits Conference (ESSCIRC 2011), P287, DOI 10.1109/ESSCIRC.2011.6044963
  • [6] del Rio R., 2006, ANALOG CIRCUITS SIG
  • [7] Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization
    Enz, CC
    Temes, GC
    [J]. PROCEEDINGS OF THE IEEE, 1996, 84 (11) : 1584 - 1614
  • [8] Analysis of the Switched-Capacitor Dual-Slope Capacitance-to-Digital Converter
    George, Boby
    Kumar, V. Jagadeesh
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2010, 59 (05) : 997 - 1006
  • [9] A Reconfigurable Multichannel Capacitive Sensor Array Interface
    Kyriakis-Bitzaros, Efstathios D.
    Stathopoulos, Nikolaos A.
    Pavlos, Spyridon
    Goustouridis, Dimitrios
    Chatzandroulis, Stavros
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2011, 60 (09) : 3214 - 3221
  • [10] A Low-Power Interface for Capacitive Sensors With PWM Output and Intrinsic Low Pass Characteristic
    Nizza, Nicolo
    Dei, Michele
    Butti, Federico
    Bruschi, Paolo
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (06) : 1419 - 1431