Analogue CMOS vector normalisation circuit

被引:3
作者
Fikos, G [1 ]
Siskos, S [1 ]
机构
[1] Aristotelian Univ Salonika, Dept Phys, Elect Lab, GR-54006 Salonika, Greece
关键词
D O I
10.1049/el:19991503
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel CMOS analogue circuit is proposed, which can be used to perform vector normalisation with respect to a Euclidean measure, with a bias circuit for all inputs and only four transistors per input. It is very fast, with < 1% linearity error over a decade of the norm of the input vector.
引用
收藏
页码:2197 / 2198
页数:2
相关论文
共 6 条
[1]   Handwritten numeral and machine printed multiple font character recognition using neural network classifier [J].
Cao, J ;
Ahmadi, M ;
Shridhar, M .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1996, 6 (06) :569-580
[2]   Comparative analysis of fuzzy ART and ART-2A network clustering performance [J].
Frank, T ;
Kraiss, KF ;
Kuhlen, T .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1998, 9 (03) :544-559
[3]   Kernel orthonormalization in radial basis function neural networks [J].
Kaminski, W ;
Strumillo, P .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1997, 8 (05) :1177-1183
[4]   Analog VLSI excitatory feedback circuits for attentional shifts and tracking [J].
Morris, TG ;
Deweerth, SP .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 13 (1-2) :79-91
[5]  
Simpson P. K., 1992, ARTIFICIAL NEURAL NE
[6]   NOVEL VOLTAGE-CONTROLLED GROUNDED RESISTOR [J].
WANG, Z .
ELECTRONICS LETTERS, 1990, 26 (20) :1711-1712