Fast Detrapping Transients In High-K Dielectric Films

被引:0
作者
Rao, R. [1 ,2 ]
Irrera, F. [1 ,2 ]
机构
[1] Univ Roma La Sapienza, IU NET, Via Eudossiana 18, I-00185 Rome, Italy
[2] Univ Roma La Sapienza, Dipartimento Ingn Elettron, I-00185 Rome, Italy
来源
ULSI PROCESS INTEGRATION 6 | 2009年 / 25卷 / 07期
关键词
THRESHOLD-VOLTAGE INSTABILITY;
D O I
10.1149/1.3203964
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Charge trapping and detrapping are mechanisms which substantially modify dynamically the electric features of high-k dielectrics and cause instability of the MOS flat band voltage. The timescale on which such phenomena take place depends on the space and energy distribution of traps and in high-k dielectrics it may span on a very wide interval. On the other hand, conventional electrical measurements operating in stationary conditions take several seconds, thus affecting the measurement result and inhibiting from monitoring charge transients at shorter times. In this work, we present a detailed investigation of flat band transients due to charge detrapping in Al2O3 films designed for nonvolatile applications, on a timescale spanning from hundreds of microseconds to ten minutes. For this purpose, a technique based on the pulsed C-V measurement has been used. The flat band voltage instability due to charge detrapping has been studied systematically.
引用
收藏
页码:259 / 268
页数:10
相关论文
共 22 条
[11]  
Park Y.-J., 2006, International Electron Devices Meeting (IEDM'06), P1
[12]   Characterization of charge trapping in SiO2/Al2O3 dielectric stacks by pulsed C-V technique [J].
Puzzilli, Giuseppina ;
Govoreanu, Bogdan ;
Irrera, Fernanda ;
Rosmeulen, Maarten ;
Van Houdt, Jan .
MICROELECTRONICS RELIABILITY, 2007, 47 (4-5) :508-512
[13]   Threshold voltage instability characteristics of HfO2 dielectrics n-MOSFETs [J].
Rhee, SJ ;
Lee, JC .
MICROELECTRONICS RELIABILITY, 2005, 45 (7-8) :1051-1060
[14]  
Rosmeulen M, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P189, DOI 10.1109/IEDM.2002.1175810
[15]  
Rosmeulen M., 2002, ESSDERC 2002. Proceedings of the 32nd European Solid-State Device Research Conference, P471
[16]  
ROSSEL P, 1970, SOLID STATE ELECTRON, V13, P425, DOI 10.1016/0038-1101(70)90178-4
[17]   Evaluation of the positive biased temperature stress stability in HfSiON gate dielectrics [J].
Shanware, A ;
Visokay, MR ;
Chambers, JJ ;
Rotondaro, ALP ;
Bu, H ;
Bevan, MJ ;
Khamankar, R ;
Aur, S ;
Nicollian, PE ;
McPherson, J ;
Colombo, L .
41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, :208-213
[18]   High-k metal gate MOSFETs:: Impact of extrinsic process condition on the gate-stack quality -: A mobility study [J].
Trojman, Lionel ;
Ragnarsson, Lars-Ake ;
O'Sullivan, Barry J. ;
Rosmeulen, Maarten ;
Kaushik, Vidya S. ;
Groeseneken, Guido V. ;
Maes, Herman E. ;
De Gendt, Stefan ;
Heyns, Marc .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) :497-503
[19]   A novel analysis method of threshold voltage shift due to detrap in a multi-level flash memory [J].
Yamada, R ;
Sekiguchi, T ;
Okuyama, Y ;
Yugami, J ;
Kume, H .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :115-116
[20]   Interfacial layer dependence of HFSixOy gate stacks on VT instability and charge trapping using ultra-short pulse in characterization [J].
Young, CD ;
Choi, R ;
Sim, JH ;
Lee, BH ;
Zeitzoff, P ;
Zhao, B ;
Matthews, K ;
Brown, GA ;
Bersuker, G .
2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, :75-79