共 22 条
[11]
Park Y.-J., 2006, International Electron Devices Meeting (IEDM'06), P1
[14]
Rosmeulen M, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P189, DOI 10.1109/IEDM.2002.1175810
[15]
Rosmeulen M., 2002, ESSDERC 2002. Proceedings of the 32nd European Solid-State Device Research Conference, P471
[16]
ROSSEL P, 1970, SOLID STATE ELECTRON, V13, P425, DOI 10.1016/0038-1101(70)90178-4
[17]
Evaluation of the positive biased temperature stress stability in HfSiON gate dielectrics
[J].
41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM,
2003,
:208-213
[19]
A novel analysis method of threshold voltage shift due to detrap in a multi-level flash memory
[J].
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2001,
:115-116
[20]
Interfacial layer dependence of HFSixOy gate stacks on VT instability and charge trapping using ultra-short pulse in characterization
[J].
2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL,
2005,
:75-79