Room-temperature demonstration of highly-functional single-hole transistor logic based on quantum mechanical effect

被引：11

作者：

Saitoh, M ^{[1
]}

Hiramoto, T ^{[1
]}

机构：

[1] Univ Tokyo, Inst Ind Sci, Meguro Ku, Tokyo 1538505, Japan

来源：

ELECTRONICS LETTERS | 2004年 / 40卷 / 13期

关键词：

D O I：

10.1049/el:20040554

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Novel highly-functional single-hole transistor (SHT) logic is proposed. An SHT is fabricated which shows Coulomb blockade and negative differential conductance (NDC) due to discrete quantum levels in the ultra-small dot at room temperature. By utilising gate-controllable NDC, exclusive-OR operation is successfully demonstrated in just one SHT at room temperature.

引用

页码：836 / 837

页数：2

共 50 条

[31] Analysis and Modeling of Fullerene Single Electron Transistor Based on Quantum Dot Arrays at Room Temperature [J].

Vahideh Khadem Hosseini ;

Mohammad Taghi Ahmadi ;

Razali Ismail .

Journal of Electronic Materials, 2018, 47 :4799-4806

[32] Analysis and Modeling of Fullerene Single Electron Transistor Based on Quantum Dot Arrays at Room Temperature [J].

Hosseini, Vahideh Khadem ;

Ahmadi, Mohammad Taghi ;

Ismail, Razali .

JOURNAL OF ELECTRONIC MATERIALS, 2018, 47 (08) :4799-4806

[33] Transport Characteristics of Silicon Multi-Quantum-Dot Transistor Analyzed by Means of Experimental Parametrization Based on Single-Hole Tunneling Model [J].

Lee, Youngmin ;

Jun, Hyewon ;

Park, Seoyeon ;

Kim, Deuk Young ;

Lee, Sejoon .

NANOMATERIALS, 2023, 13 (11)

[34] REALIZATION OF A FIELD-EFFECT RESONANT TUNNELING TRANSISTOR AT ROOM-TEMPERATURE - OBSERVATION OF NEGATIVE TRANSCONDUCTANCE DUE TO QUANTUM TUNNELING [J].

YANG, CH .

APPLIED PHYSICS LETTERS, 1992, 60 (10) :1250-1252

[35] Simultaneous Measurement of Axial Strain and Temperature Based on Twin-core Single-hole Fiber with Vernier Effect [J].

Li, Yujian ;

Liu, Yifan ;

Yuan, Weihao ;

Yu, Changyuan .

2022 ASIA COMMUNICATIONS AND PHOTONICS CONFERENCE, ACP, 2022, :2029-2033

[36] Room-temperature observation of negative differential conductance due to large quantum level spacing in silicon single-electron transistor [J].

Saitoh, M ;

Hiramoto, T .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2004, 43 (2A) :L210-L213

[37] Room-Temperature Observation of Negative Differential Conductance Due to Large Quantum Level Spacing in Silicon Single-Electron Transistor [J].

Saitoh, M. (masumi@nano.iis.u-tokyo.ac.jp), 1600, Japan Society of Applied Physics (43)

[38] Room-Temperature Carbon Nanotube Single-Electron Transistors with Mechanical Buckling-Defined Quantum Dots [J].

Zhang, Jian ;

Liu, Siyu ;

Kong, Lingyuan ;

Nshimiyimana, Jean Pierre ;

Hu, Xiao ;

Chi, Xiannian ;

Wu, Pei ;

Liu, Jia ;

Chu, Weiguo ;

Sun, Lianfeng .

ADVANCED ELECTRONIC MATERIALS, 2018, 4 (05)

[39] Step and flash imprint lithography for quantum dots based room temperature single electron transistor fabrication [J].

Cheam, Daw Don ;

Karre, P. Santosh Kumar ;

Palard, Marylene ;

Bergstrom, Paul L. .

MICROELECTRONIC ENGINEERING, 2009, 86 (4-6) :646-649

[40] Room-Temperature WSe2 Impact Ionization Field-Effect Transistor Based on a Stepwise Homojunction [J].

Chen, Yue ;

Wei, Wenrui ;

Wang, Hailu ;

Bai, Yuzhuo ;

Zhang, Tao ;

Zhang, Kun ;

Duan, Shikun ;

Yu, Yiye ;

Zhao, Tiange ;

Xie, Runzhang ;

Wang, Peng ;

Martyniuk, Piotr ;

Wang, Zhen ;

Hu, Weida .

SMALL, 2025, 21 (21)

← 1 2 3 4 5 →