JITTER COMPENSATION IN SAMPLING VIA POLYNOMIAL LEAST SQUARES ESTIMATION

被引：3

作者：

Weller, Daniel S. ^{[1
]}

Goyal, Vivek K. ^{[1
]}

机构：

[1] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA

来源：

2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS | 2009年

关键词：

Sampling; jitter; estimation; polynomial least squares; analog-to-digital converters;

D O I：

10.1109/ICASSP.2009.4960340

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

Sampling error due to jitter, or noise in the sample times, affects the precision of analog-to-digital converters in a significant, nonlinear fashion. In this paper, a polynomial least squares (PLS) estimator is derived for an observation model incorporating both independent jitter and additive noise, as an alternative to the linear least squares (LLS) estimator. After deriving this estimator, its implementation is discussed, and it is simulated using Matlab. In simulations, the PLS estimator is shown to improve the mean squared error performance by up to 30 percent versus the optimal linear estimator.

引用

页码：3341 / 3344

页数：4

共 8 条

[1]

[Anonymous], 1984, Methods of Numerical Integration

[2] ON THE PROBLEM OF TIME JITTER IN SAMPLING [J].

BALAKRISHNAN, AV .

IRE TRANSACTIONS ON INFORMATION THEORY, 1962, 8 (03) :226-236

[3]

Divi V, 2004, INT CONF ACOUST SPEE, P593

[4]

Schetzen M., 2006, VOLTERRA WIENER THEO

[5] Block-based methods for the reconstruction of finite-length signals from nonuniform samples [J].

Tuncer, T. Engin .

IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2007, 55 (02) :530-541

[6] Speed-power-accuracy tradeoff in high-speed CMOS ADCs [J].

Uyttenhove, K ;

Steyaert, MSJ .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2002, 49 (04) :280-287

[7] Analog-to-digital converter survey and analysis [J].

Walden, RH .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1999, 17 (04) :539-550

[8]

WELLER DS, 2008, ARXIV08094244V1STATA

← 1 →