Design and construction of an 8-bit computer, along with the design of its graphical simulator for pedagogical purposes

被引:0
|
作者
Ajdari, Mohammadamin [1 ]
Tabandeh, Mahmoud [1 ]
机构
[1] Sharif Univ Technol, Dept Elect Engn, Intelligent Digital Syst Lab, Tehran, Iran
关键词
computer architecture; 8-bit processor; Abu-Reihan CPU; graphical simulator;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In an introductory course of computer architecture, it is of high value that students use a simple and special CPU designed for this purpose and also its graphical simulator for better understanding of the computer hardware operation. In this paper, we present Abu-Reiahn, a simple 8-bit processor which we have specifically designed and built as the introduction part of computer architecture course to help students familiarize with hardware and software of a real CPU. Effective use of our computer graphical simulator along with the hardware allow the students to deepen their knowledge of logic circuits and the need for desired timing signals in a CPU to perform specific tasks.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Design and simulation of an 8-bit computer
    Choi, CH
    1997 INTERNATIONAL CONFERENCE ON SIMULATION IN ENGINEERING EDUCATION (ICSEE'97), 1997, 29 (02): : 225 - 230
  • [2] Design of a General Purpose 8-bit RISC Processor for Computer Architecture Learning
    Hernandez Zavala, Antonio
    Camacho Nieto, Oscar
    Huerta Ruelas, Jorge A.
    Carvallo Dominguez, Arodi R.
    COMPUTACION Y SISTEMAS, 2015, 19 (02): : 371 - 385
  • [3] Logic Design of an 8-bit RSFQ Microprocessor
    Yang, Jia-Hong
    Tang, Guang-Ming
    Qu, Pei-Yao
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
  • [4] Design of an 8-bit Bit-Parallel RSFQ Microprocessor
    Qu, Pei-Yao
    Tang, Guang-Ming
    Yang, Jia-Hong
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 30 (07)
  • [5] Design of 8-bit SAR-ADC CMOS
    Hassan, Hur A.
    Halin, Izhal Abdul
    Bin Aris, Ishak
    Bin Hassan, Mohd Khair
    2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 272 - 275
  • [6] The design of 8-bit CMOS digital to analog converter
    Tan, GH
    Surpajo, BS
    Wagiran, R
    Sidek, R
    2000 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2000, : 231 - 234
  • [7] Design and Performance Comparison of Adiabatic 8-bit multipliers
    Aradhya, H. V. Ravish
    Madan, H. R.
    Suraj, M. S.
    Mahadikar, Megaraj T.
    Muniraj, R.
    Moiz, Mohammed
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2016, : 141 - 147
  • [8] The Design of an 8-bit CISC CPU Based on FPGA
    Zhang, Yunjie
    Bao, Lei
    2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
  • [9] Design of High Performance 8-bit Vedic Multiplier
    Yogendri
    Gupta, Anil Kumar
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND AUTOMATION (ICACCA 2016), 2016, : 11 - 16
  • [10] Kestrel: Design of an 8-bit SIMD parallel processor
    Dahle, DM
    Hirschberg, JD
    Karplus, K
    Keller, H
    Rice, E
    Speck, D
    Williams, DH
    Hughey, R
    SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 145 - 162