A practical evaluation of the performance of the Impulse CoDeveloper HLS tool for implementing large-kernel 2-D filters

被引:4
作者
Colodro-Conde, Carlos [1 ]
Javier Toledo-Moreo, F. [1 ]
Toledo-Moreo, Rafael [1 ]
Javier Martinez-Alvarez, J. [1 ]
Garrigos-Guerrero, Javier [1 ]
Manuel Ferrandez-Vicente, J. [1 ]
机构
[1] Univ Politecn Cartagena, Dpto Elect Tecnol Comp & Proyectos, Cartagena, Spain
关键词
2-D convolution; Large kernel; Impulse CoDeveloper; HLS; HIGH-LEVEL SYNTHESIS; ARCHITECTURE; CONVOLUTION; SYSTEM;
D O I
10.1007/s11554-013-0374-x
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Bidimensional convolution is a low-level processing algorithm which is of great interest in many areas, but its high computational cost limits the size of the kernels, especially in real-time embedded systems. This work describes the process of designing 2-D filters with large kernels (up to 50 x 50 coefficients) using the Impulse CoDeveloper(TM) high-level synthesis (HLS) tool. The purpose of this paper is twofold: first, to provide a practical guide for designers willing to make the most of an HLS tool like Impulse CoDeveloper, and second, to compare the results, in terms of area utilization, minimum clock period and power consumption, with implementations developed using lower-level design tools. The results show that RTL-based implementations can achieve higher throughputs (up to 44 % faster) than CoDeveloper-based ones. Nevertheless, CoDeveloper can also meet the high-performance requirements of the most demanding real-time applications, but with less effort and shorter design cycles.
引用
收藏
页码:263 / 279
页数:17
相关论文
共 34 条
[1]  
[Anonymous], HDB ASTRONOMICAL DAT
[2]  
[Anonymous], 1995, Machine vision
[3]  
[Anonymous], 2011, DIGITAL IMAGE PROCES
[4]  
[Anonymous], 2005, RECONFIGURABLE COMPUTING
[5]  
Bankman IN, 2000, HDB MED IMAGING
[6]  
Berkeley Design Techn. Inc., 2010, IND EV HIGH LEV SYNT
[7]  
Bouganis C., 2009, ACM T RECONFIG TECHN, V1, P24
[8]   Compiling for Reconfigurable Computing: A Survey [J].
Cardoso, Joao M. P. ;
Diniz, Pedro C. ;
Weinhardt, Markus .
ACM COMPUTING SURVEYS, 2010, 42 (04)
[9]  
Colodro-Conde C., 2012, INT C DES ARCH SIGN, P1
[10]   High-Level Synthesis for FPGAs: From Prototyping to Deployment [J].
Cong, Jason ;
Liu, Bin ;
Neuendorffer, Stephen ;
Noguera, Juanjo ;
Vissers, Kees ;
Zhang, Zhiru .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (04) :473-491