Identification of Feasible Topologies for Multiple-Input DC-DC Converters

被引:198
作者
Kwasinski, Alexis [1 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
关键词
Converter realization rules; feasible dc-dc converter topologies; independent input power control; input cells; multiple-input converters;
D O I
10.1109/TPEL.2008.2009538
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter studies single-input dc-dc converter topologies that are suitable to be expanded into their multiple-input converter version. The analysis is based on several assumptions, restrictions, and conditions, including the goal of minimizing the total number of components and the use of at least one forward-conducting bidirectional blocking switch in each input leg. These conditions may affect the outcome of the multiple-input converter synthesis and lead to different configurations from those suggested before in the literature. Although simultaneous power delivery from all sources is not required, it should be possible to Independently control the power drained from each input with some degree of freedom. The letter lists four rules that must be observed in order to be able to realize a multiple-input converter from its single-input version. These rules are used to identify the only feasible input cell that complies with all assumptions and conditions. Unfeasible input cells are also shown. The letter also identifies some additional feasible input cells if some of the assumptions and conditions are relaxed. These input cells are used to suggest several multiple-input converter topologies. Among them, six topologies, including versions of the single-ended primary inductance converter and the Cuk converters, are introduced through their circuit schematic.
引用
收藏
页码:856 / 861
页数:6
相关论文
共 22 条
[1]   Tri-modal half-bridge converter topology for three-port interface [J].
Al-Atrash, Hussam ;
Tian, Feng ;
Batarseh, Issa .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2007, 22 (01) :341-345
[2]  
ALATRASH H, 2006, P IEEE INT TEL EN C, P1
[3]   Ripple correlation control of a multiple-input dc-dc converter [J].
Benavides, ND ;
Esram, T ;
Chapman, PL .
2005 IEEE 36TH POWER ELECTRONIC SPECIALISTS CONFERENCE (PESC), VOLS 1-3, 2005, :160-164
[4]   Power budgeting of a multiple-input buck-boost converter [J].
Benavides, ND ;
Chapman, PL .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (06) :1303-1309
[5]   Multiinput converter with power factor correction, maximum power point tracking, and ripple-free input currents [J].
Chen, YM ;
Liu, YC ;
Wu, FY .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (03) :631-639
[6]  
Chen YM, 2003, INTELEC'03: POWERING THE BROADBAND NETWORK, PROCEEDINGS, P27
[7]  
Chiu H.-J., 2005, IND TECHNOLOGY 2005, P1304, DOI [10.1109/ICIT.2005.1600837, DOI 10.1109/ICIT.2005.1600837]
[8]  
Choung S. H., 2008, P IEEE IND EL C IECO, P2359
[9]  
Dobbs B. G., 2003, IEEE Power Electronics Letters, V1, P6, DOI 10.1109/LPEL.2003.813481
[10]   A multiple-input dc-dc positive buck-boost converter topology [J].
Khaligh, Alireza .
APEC 2008: TWENTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-4, 2008, :1522-1526