New circuits for XOR and XNOR functions

被引：6

作者：

Kim, JB ^{[1
]}

Hong, SJ ^{[1
]}

机构：

[1] POHANG UNIV SCI & TECHNOL, DEPT COMP SCI & ENGN, POHANG, SOUTH KOREA

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS | 1997年 / 82卷 / 02期

关键词：

D O I：

10.1080/002072197136138

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Two new circuit designs are proposed to implement the exclusive-OR (XOR) and exclusive-NOR (XNOR) functions on the transistor level. The first circuit uses three transistors and non-complementary signal inputs. The other circuit improves the performance of the prior circuit, hut needs two more transistors. Computer simulations using HSPICE show that the proposed designs realize the expected logic functions and achieve a reasonable performance.

引用

页码：131 / 143

页数：13

共 50 条

[31] XNOR/XOR graphene logic gate based on plasma disperison effect [J].

Li, Zhiquan ;

Han, Xue ;

Xie, Ruijie ;

Wang, Ziguang ;

Guo, Shiliang ;

Wei, Wenjing ;

Li, Xin .

SUPERLATTICES AND MICROSTRUCTURES, 2020, 139

[32] Design of Hybrid Memristor-MOS XOR and XNOR Logic Gates [J].

Xu, Xiaoyan ;

Cui, Xiaole ;

Luo, Mengying ;

Lin, Qiujun ;

Luo, Yichi ;

Zhou, Yufeng .

2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,

[33] Low power synthesis of XOR-XNOR intensive combinational logic [J].

Balasubramanian, Padmanabhan ;

Edwards, D. A. ;

Narayanan, C. Hari .

2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, :243-246

[34] Microring Resonator Based All Optical XOR and XNOR Logic Gates [J].

Godbole, Abhishek ;

Dali, Prathmesh P. ;

Singh, G. ;

Tanabe, Takasumi .

2016 INTERNATIONAL CONFERENCE ON COMPUTATIONAL TECHNIQUES IN INFORMATION AND COMMUNICATION TECHNOLOGIES (ICCTICT), 2016,

[35] Design of Graphene-Based Plasmonic XNOR/XOR Logic Gates [J].

Zhou Liqiang ;

Zhang Jie ;

Ding Jian ;

Chen Weiwei .

ACTA OPTICA SINICA, 2018, 38 (02)

[36] Self Testing and Fault Secure XOR/XNOR Circuit Using FinFETs [J].

Musala, Sarada ;

Srinivasulu, Avireni .

2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, :1222-1226

[37] Separating OR, SUM, and XOR circuits [J].

Find, Magnus ;

Goos, Mika ;

Jarvisalo, Matti ;

Kaski, Petteri ;

Koivisto, Mikko ;

Korhonen, Janne H. .

JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2016, 82 (05) :793-801

[38] Diagnostics of XOR-circuits [J].

Zakrevsky, AD ;

Zakrevsky, LA .

DOKLADY AKADEMII NAUK BELARUSI, 1996, 40 (06) :7-11

[39] Towards AND/XOR balanced synthesis: Logic circuits rewriting with XOR [J].

Halecek, Ivo ;

Fiser, Petr ;

Schmidt, Jan .

MICROELECTRONICS RELIABILITY, 2018, 81 :274-286

[40] Low power and high performance dynamic CMOS XOR/XNOR gate design [J].

Wang, Jinhui ;

Gong, Na ;

Hou, Ligang ;

Peng, Xiaohong ;

Geng, Shuqin ;

Wu, Wuchen .

MICROELECTRONIC ENGINEERING, 2011, 88 (08) :2781-2784

← 1 2 3 4 5 →