Reduced power consumption for MPEG decoding with LNS

被引：16

作者：

Arnold, MG ^{[1
]}

机构：

[1] Univ Manchester, Manchester M60 1QD, Lancs, England

来源：

IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS | 2002年

关键词：

D O I：

10.1109/ASAP.2002.1030705

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

By reducing the accuracy of the Logarithmic Number System (LNS) it is possible to achieve lower power consumption for multimedia applications, such as MPEG, without significantly lowering the visual quality of the output. An LNS wordsize of 8 to 10 bits produces a comparable MPEG output as a fixed-point wordsize of 14 to 16 bits. The switching activity of an LNS ALU that computes the Inverse Discrete Cosine Transform (IDCT) is one quarter that of fixed point, implying lower power consumption. By skipping inputs that are zero (which MPEG can do naturally with its run-length coding and zigzag ordering) the switching activity of LNS MPEG becomes one-tenth that of fixed point, in contrast to the minimal impact zero skipping has on fixed-point power consumption.

引用

页码：65 / 75

页数：11

共 23 条

[1]

Arnold M. G., 2002, THESIS U MANCHESTER

[2]

ARNOLD MG, 1999, VERILOG DIGITAL COMP

[3]

CHEN CC, 1998, 9 VLSI DES CAD S NAN, P313

[4]

CHEN WH, 1977, IEEE T COMMUN, V25, P1004, DOI 10.1109/TCOM.1977.1093941

[5]

*IEEE, 1991, 11801990 IEEE

[6]

*IEEE, 1985, 7541985 ANSIIEEE

[7] DIGITAL FILTERING USING LOGARITHMIC ARITHMETIC [J].

KINGSBURY, NG ;

RAYNER, PJW .

ELECTRONICS LETTERS, 1971, 7 (02) :56-+

[8] ARCHITECTURAL POWER ANALYSIS - THE DUAL BIT TYPE METHOD [J].

LANDMAN, PE ;

RABAEY, JM .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) :173-187

[9]

LUDTKE S, ANIMATION 3P ORBITAL

[10]

Mietens S, 2001, SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, P285, DOI 10.1109/SIPS.2001.957356

← 1 2 3 →