Contact metallization on strained-Si

被引:9
|
作者
Saha, AR [1 ]
Chattopadhyay, S
Maiti, CK
机构
[1] Indian Inst Technol, Dept Elect & ECE, Kharagpur 721302, W Bengal, India
[2] Newcastle Univ, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne, Tyne & Wear, England
关键词
strained-Si; NiSi; Schottky diode; barrier height; surface potential;
D O I
10.1016/j.sse.2004.02.015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Metal-serniconductor interfaces play a crucial role in electronic and optoelectronic devices. Strained-Si heterostructure devices are expected to play an important role due to its compatibility with Si processing technology. The interfacial reactions and chemical phase formation between nickel and ultrahigh vacuum chemical vapor deposited (UHVCVD) strained-Si layers on relaxed Si0.75Ge0.25 layers have been studied in the temperature range of 300-900 degreesC for forming low resistive and uniform silicide films for future generation strained-Si metal oxide semiconductor field-effect transistors (MOSFETs). The silicide films were characterized by scanning electron microscopy (SEM) and cross sectional transmission electron microscopy (XTEM). Smooth and uniform nickel monogermanosilicide films have been obtained for samples annealed around 450 degreesC. Ni/strained-Si Schottky barrier diodes (SBDs) have been fabricated and characterized in the temperature range of 150-300 K for the determination of barrier height (phi(b)) and ideality factor (n). SBDs having epitaxial strained-Si layer thickness of 200 and 520 Angstrom have been modeled by incorporating an interfacial layer and associated series resistance to achieve a better agreement with the experimental data. Schottky barrier height (SBH) was found to decrease with a decrease in the measurement temperature while the ideality factor was found to increase. The interface states have been characterized using the capacitance-voltage (C-V) characteristics of the diodes. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1391 / 1399
页数:9
相关论文
共 50 条
  • [1] Mechanically strained strained-Si NMOSFETs
    Maikap, S
    Yu, CY
    Jan, SR
    Lee, MH
    Liu, CW
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (01) : 40 - 42
  • [2] Asymmetric strain in nanoscale patterned strained-Si/strained-Ge/strained-Si heterostructures on insulator
    Hashemi, Pouya
    Gomez, Leonardo
    Hoyt, Judy L.
    Robertson, Michael D.
    Canonico, Michael
    APPLIED PHYSICS LETTERS, 2007, 91 (08)
  • [3] Strained-Si market booms
    不详
    MICRO, 2005, 23 (08): : 28 - 28
  • [4] Simulation and modelling of transport properties in strained-Si and strained-Si/SiGe-on-insulator MOSFETs
    Roldán, JB
    Gámiz, F
    SOLID-STATE ELECTRONICS, 2004, 48 (08) : 1347 - 1355
  • [5] Effect of strained-Si layer thickness on dislocation distribution and SiGe relaxation in strained-Si/SiGe heterostructures
    Lu, Jinggang
    Rozgonyi, George
    Seacrist, Mike
    Chaumont, Michelle
    Campion, Alan
    JOURNAL OF APPLIED PHYSICS, 2008, 104 (07)
  • [6] Effect of strained-Si layer thickness on dislocation distribution and SiGe relaxation in strained-Si/SiGe heterostructures
    Lu, Jinggang
    Rozgonyi, George
    Seacrist, Mike
    Chaumont, Michelle
    Campion, Alan
    Journal of Applied Physics, 2008, 104 (07):
  • [7] Reliability Issues In Strained-Si MOSFETs
    Mahato, S. S.
    Saha, A. R.
    IETE JOURNAL OF RESEARCH, 2007, 53 (03) : 277 - 284
  • [8] Strained-Si/SiGe-on-insulator inversion layers:: The role of strained-Si layer thickness on electron mobility
    Gámiz, F
    Roldán, JB
    Godoy, A
    APPLIED PHYSICS LETTERS, 2002, 80 (22) : 4160 - 4162
  • [9] Fabrication of Strained-Si/Strained-Ge Heterostructures on Insulator
    Leonardo Gomez
    Michael Canonico
    Meekyung Kim
    Pouya Hashemi
    Judy L. Hoyt
    Journal of Electronic Materials, 2008, 37
  • [10] Hole transport in UTB MOSFETs in strained-Si directly on insulator with strained-Si thickness less than 5 nm
    Aberg, I
    Hoyt, JL
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 661 - 663