Improved design criteria of gain-boosted CMOS OTA with high-speed optimizations

被引：34

作者：

Das, M ^{[1
]}

机构：

[1] Texas Instruments India Ltd, Bangalore 560017, Karnataka, India

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 2002年 / 49卷 / 03期

关键词：

D O I：

10.1109/TCSII.2002.1013867

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A comprehensive study on gain-boosted regulated cascode operational transconductance amplifiers (OTA) is discussed. These amplifiers are usually good for power optimized high-speed designs. However, location of an additional pole-zero pair in the transfer function makes the transient response much slower than expected. A new design is proposed along with the systematic approach which get rid of this pole-zero pair and deliberately puts a pair of complex poles to make the design faster.

引用

页码：204 / 207

页数：4

共 9 条

[1] A FAST-SETTLING CMOS OP AMP FOR SC CIRCUITS WITH 90-DB DC GAIN [J].

BULT, K ;

GEELEN, GJGM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) :1379-1384

[2] Improved synthesis of gain-boosted regulated-cascode CMOS stages using symbolic analysis and gm/ID methodology [J].

Flandre, D ;

Viviani, A ;

Eggermont, JP ;

Gentinne, B ;

Jespers, PGA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) :1006-1012

[3] A high-swing CMOS telescopic operational amplifier [J].

Gulati, K ;

Lee, HS .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :2010-2019

[4] IMPROVEMENT OF THE GAIN OF MOS AMPLIFIERS [J].

HOSTICKA, BJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (06) :1111-1114

[5]

JOHNS DA, 1997, ANALOG INTEGR CIRC S, pCH3

[6]

KAMATH Y, 1974, IEEE J SOLID STA DEC, P347

[7]

*MATHW INC, MATLAB 4 2 C

[8]

MUKHERJEE S, 2001, INT S INT CIRC

[9] CONSIDERATIONS FOR FAST SETTLING OPERATIONAL-AMPLIFIERS [J].

YANG, HC ;

ALLSTOT, DJ .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (03) :326-334

← 1 →