共 150 条
[1]
Compute Caches
[J].
2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA),
2017,
:481-492
[2]
Ahmed H, 2019, DES AUT TEST EUROPE, P564, DOI [10.23919/date.2019.8714956, 10.23919/DATE.2019.8714956]
[3]
A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing
[J].
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA),
2015,
:105-117
[4]
PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture
[J].
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA),
2015,
:336-348
[5]
Data Reorganization in Memory Using 3D-stacked DRAM
[J].
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA),
2015,
:131-143
[6]
Ali M. F., 2019, TCAS
[7]
Angizi Shaahin, 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). Proceedings, DOI 10.1109/DAC.2018.8465706
[8]
AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM
[J].
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC),
2019,
[9]
GraphiDe: A Graph Processing Accelerator leveraging In-DRAM-Computing
[J].
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI,
2019,
:45-50
[10]
CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator
[J].
2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC),
2018,