Dimensional Bubble Flow Control and Fully Adaptive Routing in the 2-D Mesh Network on Chip

被引：6

作者：

Xiao Canwen ^{[1
]}

Zhang Minxuan ^{[1
]}

Dou Yong ^{[1
]}

Zhao Zhitong ^{[1
]}

机构：

[1] Natl Univ Def Technol, Sch Comp Sci, Changsha, Hunan, Peoples R China

来源：

EUC 2008: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING, VOL 1, MAIN CONFERENCE | 2008年

关键词：

D O I：

10.1109/EUC.2008.49

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, the novel flow control strategy called dimensional bubble flow control (DBFC) is presented The flow control strategy of DBFC builds on virtual cut-through switching and credit-based-flow control mechanism and analyzes the credit value of port and the routing information of the packets, to realize the point-point flow, control. In the 2-D mesh network on chip, when the flow control strategic of DBFC is accepted, the adaptive dimensional bubble routing (ADBR) algorithm designed in this paper can get the goals including deadlock-free and minimal distance even if the cyclic dependencies exist. In this paper, the detail proof is provided for these conclusions. Lastly, We adapt the source code of NOXIM that is a popular simulator of on-chip networks and realize the flow control of DBFC and ADBR algorithm in NOXIM. We test the performancce of ADBR on NOXIM. The simulation performance shows our scheme is superior to the usual approach such as XY dimension-order routing, with nearly 17.5% improvement in the packets latency and throughput.

引用

页码：353 / 358

页数：6

共 12 条

[1]

Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594

[2] A NEW THEORY OF DEADLOCK-FREE ADAPTIVE ROUTING IN WORMHOLE NETWORKS [J].

DUATO, J .

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (12) :1320-1331

[3] THE TURN MODEL FOR ADAPTIVE ROUTING [J].

GLASS, CJ ;

NI, LM .

JOURNAL OF THE ACM, 1994, 41 (05) :874-902

[4]

JUANMIGUEL, 2003, IEEE T PARALLEL DIST, V14

[5]

LAUDON J, SGI ORIGIN CCNUMA HI, P241

[6]

MULINS R, P 31 ANN INT S COMP, P188

[7] Performance evaluation and design trade-offs for network-on-chip interconnect architectures [J].

Pande, PP ;

Grecu, C ;

Jones, M ;

Ivanov, A ;

Saleh, R .

IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (08) :1025-1040

[8] On the design of a high-performance adaptive router for CC-NUMA multiprocessors [J].

Puente, V ;

Gregorio, JA ;

Beivide, R ;

Izu, C .

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2003, 14 (05) :487-501

[9] The adaptive bubble router [J].

Puente, V ;

Izu, C ;

Beivide, R ;

Gregorio, JA ;

Vallejo, F ;

Prellezo, JM .

JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2001, 61 (09) :1180-1208

[10]

Scott S., 1996, P HOT INT 4 S 15 16, P147

← 1 2 →