Study of Quantizer-Bandwidth in Continuous-Time Delta-Sigma Modulators

被引：0
|
作者：
Han, Changsok [1 ]
Kim, Taewook [1 ]
Xu, Xiaodong [1 ]
Maghari, Nima [1 ]
机构：
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
来源：
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2019年
关键词：
EXCESS LOOP DELAY;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The effect of finite bandwidth of quantizers in continuous-time (CT) delta-sigma modulators (DSMs) is studied. It is shown that the finite quantizer-bandwidth in CTDSMs degrades the performance much more severely than it does in their discrete-time counterparts. It is demonstrated that CTDSMs with excess loop delay (ELD) compensation schemes require an even higher quantizer-bandwidth compared to ELD-free CTDSMs. Furthermore, it is shown that the required quantizer-bandwidth increases as the order and the out-of-band gain increases. Detailed mathematical analyses and simulation results are provided to show the effect of the finite quantizer-bandwidth.
引用
收藏
页数：5
相关论文
共 50 条
  • [21] Passive quantisation error extraction in continuous-time delta-sigma modulators
    Han, C.
    Maghari, N.
    ELECTRONICS LETTERS, 2016, 52 (11) : 917 - 918
  • [22] Continuous-Time Delta-Sigma Modulators With Time-Interleaved FIR Feedback
    Jain, Ankesh
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (02) : 434 - 443
  • [23] Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1119 - 1123
  • [24] Clock jitter noise spectra in continuous-time delta-sigma modulators
    Oliaei, O
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 192 - 195
  • [25] Modified mismatch-shaping for continuous-time delta-sigma modulators
    Shui, T
    Schreier, R
    Hudson, F
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 225 - 228
  • [26] Design of hybrid continuous-time discrete-time Delta-Sigma modulators
    Kwan, Hing-Kit
    Lui, Siu-Hong
    Lei, Chi-Un
    Liu, Yansong
    Wong, Ngai
    Ho, Ka-Leung
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1224 - 1227
  • [27] Systematic Design of Multi-Bit Continuous-Time Delta-Sigma Modulators Using Two-Step Quantizer
    Balagopal, Sakkarapani
    Koppula, Rajaram Mohan Roy
    Saxena, Vishal
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [28] Continuous-time Delta-Sigma Modulators: Single-loop versus MASH
    Qi, Liang
    Ni, Tianming
    Qin, Xinyu
    Chen, Mingyi
    Li, Yongfu
    Wang, Guoxing
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 252 - 253
  • [29] Fast clock-jitter simulation in continuous-time Delta-Sigma modulators
    Benabes, P
    Kielbasa, R
    IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 1587 - 1590
  • [30] Fundamental limitations of continuous-time delta-sigma modulators due to clock jitter
    Reddy, Karthikeyan
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (10) : 2184 - 2194
12345