共 50 条
[41]
Efficient Hardware Acceleration for Approximate Inference of Bitwise Deep Neural Networks
[J].
2017 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING (DASIP),
2017,
[43]
Efficient Hardware Realization of Convolutional Neural Networks using Intra-Kernel Regular Pruning
[J].
2018 IEEE 48TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2018),
2018,
:180-185
[44]
Novel architecture and synapse design for hardware implementations of neural networks
[J].
Comput Electr Eng,
1-2 (75-87)
[48]
Activation Pruning of Deep Convolutional Neural Networks
[J].
2017 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP 2017),
2017,
:1325-1329
[49]
Fast Convex Pruning of Deep Neural Networks
[J].
SIAM JOURNAL ON MATHEMATICS OF DATA SCIENCE,
2020, 2 (01)
:158-188