Adaptive Transaction Scheduling for Transactional Memory Systems

被引:0
作者
Yoo, Richard M. [1 ]
Lee, Hsien-Hsin S. [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES | 2008年
关键词
Contention Intensity; Parallelism; Performance; Transaction Effectiveness; Transactional Memory Systems;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Transactional memory systems are expected to enable parallel programming at lower programming complexity, while delivering improved performance over traditional lock-based systems. Nonetheless, there are certain situations where transactional memory systems could actually perform worse. Transactional memory systems can outperform locks only when the executing workloads contain sufficient parallelism. When the workload lacks inherent parallelism, launching excessive transactions can adversely degrade performance. These situations are likely to become dominant in future workloads when large-scale transactions are frequently executed. In this paper, we propose a new paradigm called adaptive transaction scheduling to address this issue. Based on the parallelism feedback from applications, our adaptive transaction scheduler dynamically dispatches and controls the number of concurrently executing transactions. In our case study, we show that our low-cost mechanism not only guarantees that hardware transactional memory systems perform no worse than a single global lock, but also significantly improves performance for both hardware and software transactional memory systems.
引用
收藏
页码:169 / 178
页数:10
相关论文
共 50 条
  • [31] Virtues and Limitations of Commodity Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Rodrigues, Luis
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 3 - 14
  • [32] Runtime Elision of Transactional Barriers for Captured Memory
    Carvalho, Fernando Miguel
    Cachopo, Joao
    ACM SIGPLAN NOTICES, 2013, 48 (08) : 303 - 304
  • [33] Survey of machine learning application in transactional memory
    Vurdelja, Igor
    Sustran, Zivojin
    Protic, Jelica
    Draskovic, Drazen
    2020 28TH TELECOMMUNICATIONS FORUM (TELFOR), 2020, : 363 - 366
  • [34] Reliable ESB and Distributed Transactional Memory for SOA
    Sun Yong
    Ren Yi-zhi
    2012 FIFTH INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND DESIGN (ISCID 2012), VOL 2, 2012, : 194 - 197
  • [35] Transactional memory systems in virtual teams: Communication antecedents and the impact of TMS components on creative processes and outcomes
    Aissa, Nassim Belbaly
    Gurau, Calin
    Psychogios, Alexandros
    Somsing, Autcharaporn
    TECHNOLOGICAL FORECASTING AND SOCIAL CHANGE, 2022, 174
  • [36] Transaction scheduling protocols for controlling priority inversion: A review
    Pandey, Sarvesh
    Shanker, Udai
    COMPUTER SCIENCE REVIEW, 2020, 35 (35)
  • [37] Transaction Scheduling using Conflict Avoidance and Contention Intensity
    Pereira, Marcio M.
    Baldassin, Alexandro
    Araujo, Guido
    Buzato, Luiz Eduardo
    2013 20TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2013, : 236 - 245
  • [38] On the interactions between ILP and TLP with hardware transactional memory
    Nicolas-Conesa, Victor
    Titos-Gil, Ruben
    Fernandez-Pascual, Ricardo
    Ros, Alberto
    Acacio, Manuel E.
    MICROPROCESSORS AND MICROSYSTEMS, 2024, 104
  • [39] Self-tuning Intel Restricted Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    PARALLEL COMPUTING, 2015, 50 : 25 - 52
  • [40] TMbarrier: Speculative Barriers Using Hardware Transactional Memory
    Pedrero, Manuel
    Gutierrez, Eladio
    Plata, Oscar
    2018 26TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2018), 2018, : 214 - 221