A Low-power Parallel Multiplier Based on Optimized-Equal-Bypassing-Technique

被引：0

作者：

Ding, Yanyu ^{[1
]}

Wang, Deming ^{[1
]}

Hu, Jianguo ^{[1
]}

Tan, Hongzhou ^{[1
]}

机构：

[1] Sun Yat Sen Univ, Inst Electron & Commun, Guangzhou 510275, Guangdong, Peoples R China

来源：

2013 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST) | 2013年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low power parallel multiplier based on Optimized-Equal-Bypassing-Technique is proposed in this paper. We first exploit a new full adder architecture which is capable of bypassing the addition operation when the two summand signals are equal. Then we optimize the full adder at the transistor level for lower power and smaller area purpose. After that, we employ the novel full adder to structure a parallel multiplier. The multiplier design is implemented with TSMC 0.18um technology and simulated with Hspice tool to estimate power dissipation. The simulation results prove that, compared with other designs in literature, the proposed multiplier shows its significant superiority in terms of power consumption as well as hardware overhead.

引用

页码：563 / 566

页数：4

共 50 条

[31] A low-power adiabatic multiplier based on modified booth algorithm [J].

Hu, Jianping ;

Wang, Ling ;

Xu, Tiefeng .

2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, :489-492

[32] An Equal Precision Programmed Cymometer Design Using Low-Power Technique [J].

Liu, Yuan ;

Tang, Jian ;

Feng, Chen ;

Zhang, Chen ;

Xue, Yuwei ;

Zhang, Lei ;

Xu, Shuxi ;

Wang, Jian ;

Dai, Fang ;

Wang, Ning .

APPLIED SCIENCES-BASEL, 2023, 13 (08)

[33] Low-power application-specific parallel array multiplier design for DSP applications [J].

Hong, SJ ;

Kim, SW ;

Stark, WE .

VLSI DESIGN, 2002, 14 (03) :287-298

[34] A high-speed/low-power multiplier using an advanced spurious power suppression technique [J].

Chen, Kuan-Hung ;

Chu, Yuan-Sun ;

Chen, Yu-Min ;

Guo, Jiun-In .

2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :3139-3142

[35] Optimized Area and Low Power Consumption Braun Multiplier Based on GDI Technique at 45 nm Technology [J].

Billaiya, Divya ;

Akashe, Shyam .

ADVANCES IN OPTICAL SCIENCE AND ENGINEERING, 2015, 166 :307-315

[36] Design of Low Power Parallel Multiplier [J].

Badghare, Rahul M. ;

Mangal, Sanjiv Kumar ;

Deshmukh, Raghavendra B. ;

Patrikar, Rajendra M. .

JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (01) :31-39

[37] DATA BYPASSING REGISTER FILE FOR LOW-POWER MICROPROCESSOR [J].

IKEDA, M ;

ASADA, K .

IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (10) :1470-1472

[38] Simple Design Technique for Realizing Low-Voltage Low-Power CMOS Current Multiplier [J].

Tangjit, Jetwara ;

Satansup, Jetsdaporn ;

Tangsrirat, Worapong ;

Surakampontorn, Wanlop .

2015 7th International Conference on Information Technology and Electrical Engineering (ICITEE), 2015, :110-113

[39] Low-power design based on ODTM Technique [J].

Thirumurugan, P. ;

Sasikuma, S. ;

Jeevanantham, V. .

2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, :771-775

[40] A Compact Low-Power Mitchell-Based Error Tolerant Multiplier [J].

Sultan, Aly ;

Hassan, Ali H. ;

Mostafa, Hassan .

2018 NEW GENERATION OF CAS (NGCAS), 2018, :130-133

← 1 2 3 4 5 →