共 50 条
[31]
A low-power adiabatic multiplier based on modified booth algorithm
[J].
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2,
2007,
:489-492
[32]
An Equal Precision Programmed Cymometer Design Using Low-Power Technique
[J].
APPLIED SCIENCES-BASEL,
2023, 13 (08)
[34]
A high-speed/low-power multiplier using an advanced spurious power suppression technique
[J].
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11,
2007,
:3139-3142
[35]
Optimized Area and Low Power Consumption Braun Multiplier Based on GDI Technique at 45 nm Technology
[J].
ADVANCES IN OPTICAL SCIENCE AND ENGINEERING,
2015, 166
:307-315
[38]
Simple Design Technique for Realizing Low-Voltage Low-Power CMOS Current Multiplier
[J].
2015 7th International Conference on Information Technology and Electrical Engineering (ICITEE),
2015,
:110-113
[39]
Low-power design based on ODTM Technique
[J].
2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP),
2013,
:771-775
[40]
A Compact Low-Power Mitchell-Based Error Tolerant Multiplier
[J].
2018 NEW GENERATION OF CAS (NGCAS),
2018,
:130-133