共 50 条
- [21] A low-power high-radix serial-parallel multiplier [J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 460 - 463
- [22] Low-power domino logic multiplier using low-swing technique [J]. Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 2 : 45 - 48
- [23] Low-Power Multiplier Optimized by Partial-Product Summation and Adder Cells [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 3042 - 3045
- [24] Low-power multiplier designs using dual supply voltage technique [J]. 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 13 - 16
- [25] Low-Power Null Convention Logic Multiplier Design Based On Gate Diffusion Input Technique [J]. 2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 233 - 234
- [26] High-Speed and Low-Power Serial Accumulator for Serial/Parallel Multiplier [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 176 - 179
- [28] A low-power clock frequency multiplier [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1495 - 1498
- [29] Low-Power Modified Vedic Multiplier [J]. 2015 INTERNATIONAL CONFERENCE ON CONTROL COMMUNICATION & COMPUTING INDIA (ICCC), 2015, : 454 - 458
- [30] The Design of Multiplier in Integrated Circuit based on Low-power Algorithm [J]. ADVANCED DEVELOPMENT IN AUTOMATION, MATERIALS AND MANUFACTURING, 2014, 624 : 385 - 388