A Low-power Parallel Multiplier Based on Optimized-Equal-Bypassing-Technique

被引：0

作者：

Ding, Yanyu ^{[1
]}

Wang, Deming ^{[1
]}

Hu, Jianguo ^{[1
]}

Tan, Hongzhou ^{[1
]}

机构：

[1] Sun Yat Sen Univ, Inst Electron & Commun, Guangzhou 510275, Guangdong, Peoples R China

来源：

2013 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST) | 2013年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low power parallel multiplier based on Optimized-Equal-Bypassing-Technique is proposed in this paper. We first exploit a new full adder architecture which is capable of bypassing the addition operation when the two summand signals are equal. Then we optimize the full adder at the transistor level for lower power and smaller area purpose. After that, we employ the novel full adder to structure a parallel multiplier. The multiplier design is implemented with TSMC 0.18um technology and simulated with Hspice tool to estimate power dissipation. The simulation results prove that, compared with other designs in literature, the proposed multiplier shows its significant superiority in terms of power consumption as well as hardware overhead.

引用

页码：563 / 566

页数：4

共 50 条

[21] A low-power high-radix serial-parallel multiplier [J].

Crookes, Danny ;

Jiang, Richard M. .

2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, :460-463

[22] Low-power domino logic multiplier using low-swing technique [J].

Rjoub, A. ;

Koufopavlou, O. .

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 2 :45-48

[23] Low-Power Multiplier Optimized by Partial-Product Summation and Adder Cells [J].

Hsia, Meng-Lin ;

Chen, Oscal T. -C. .

ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, :3042-3045

[24] Low-power multiplier designs using dual supply voltage technique [J].

Supmonchai, B. ;

Chunak, P. .

2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, :13-16

[25] Low-Power Null Convention Logic Multiplier Design Based On Gate Diffusion Input Technique [J].

Metku, Prashanthi ;

Kim, Kyung Ki ;

Kim, Yong-Bin ;

Choi, Minsu .

2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, :233-234

[26] High-Speed and Low-Power Serial Accumulator for Serial/Parallel Multiplier [J].

Meher, Manas Ranjan ;

Jong, Ching-Chuen ;

Chang, Chip-Hong .

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, :176-179

[27] A low-power CMOS analog multiplier [J].

Chen, CH ;

Li, Z .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (02) :100-104

[28] A low-power clock frequency multiplier [J].

Faisal, Ibrahim ;

Bayoumi, Magdy ;

Zhao, Peiyi .

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, :1495-1498

[29] Low-Power Modified Vedic Multiplier [J].

Kodali, Ravi Kishore ;

Sivakumar, C. ;

Jain, Vishal ;

Boppana, Lakshmi .

2015 INTERNATIONAL CONFERENCE ON CONTROL COMMUNICATION & COMPUTING INDIA (ICCC), 2015, :454-458

[30] The Design of Multiplier in Integrated Circuit based on Low-power Algorithm [J].

Zhou, Duo .

ADVANCED DEVELOPMENT IN AUTOMATION, MATERIALS AND MANUFACTURING, 2014, 624 :385-388

← 1 2 3 4 5 →