Test-Time Optimization in NOC-Based Manycore SOCs Using Multicast Routing

被引:0
作者
Agrawal, Mukesh [1 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
来源
2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS) | 2014年
关键词
NETWORKS-ON-CHIP; REUSE; WRAPPER; DESIGN;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A limitation of prior work on testing of network-onchip (NOC)-based manycore SOCs is that cores are tested using unicast packets; this approach fails to exploit the homogeneity of cores in large manycore SOCs. By leveraging the capability of modern multicast routers to fork a flit to multiple destination ports simultaneously, we present two methods to minimize time to test cores in a homogeneous SOC with many identical cores. First, we formulate the test-time minimization problem in terms of integer linear programming. Next, we add a practical constraint, model the constrained problem in terms of grid partitioning, and apply dynamic programming (DP) to optimally solve it. We present results on synthetic NOC-based SOCs constructed using cores from the ITC'02 benchmarks to show that the proposed methods significantly outperform prior methods based on unicast, and demonstrate the scalability of the DP-based approach for an SOC consisting of more than 1,000 cores.
引用
收藏
页数:6
相关论文
共 24 条
  • [1] Agrawal M, 2012, INT TEST CONF P
  • [2] DfT for the reuse of networks-on-chip as test access mechanism
    Amory, Alexandre M.
    Ferlini, Frederico
    Lubaszewski, Marcelo
    Moraes, Fernando
    [J]. 25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, : 435 - +
  • [3] Amory AM, 2006, PROC EUR TEST SYMP, P213
  • [4] A new test scheduling algorithm based on Networks-on-Chip as Test Access Mechanisms
    Amory, Alexandre M.
    Lazzari, Cristiano
    Lubaszewski, Marcelo S.
    Moraes, Fernando G.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2011, 71 (05) : 675 - 686
  • [5] [Anonymous], 2005, P 7 INT WORKSH MICR
  • [6] [Anonymous], P EBAA C DES AUT TES
  • [7] Reusing an on-chip network for the test of core-based systems
    Cota, É
    Carro, L
    Lubaszewski, M
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (04) : 471 - 499
  • [8] The impact of NoC reuse on the testing of core-based systems
    Cota, E
    Kreutz, M
    Zeferino, CA
    Carro, L
    Lubaszewski, M
    Susin, A
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 128 - 133
  • [9] Cota T, 2003, INT TEST CONF P, P612
  • [10] Structural Test for Graceful Degradation of NoC Switches
    Dalirsani, Atefe
    Holst, Stefan
    Elm, Melanie
    Wunderlich, Hans-Joachim
    [J]. 2011 16TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2011, : 183 - 188