共 21 条
[2]
Sizing and characterization of leakage-control cells for layout-aware distributed power-gating
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS,
2004,
:720-721
[3]
Full-chip analysis of leakage power under process variations, including spatial correlations
[J].
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005,
2005,
:523-528
[4]
A vectorless estimation of maximum instantaneous current for sequential circuits
[J].
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS,
2004,
:537-540
[5]
Estimation of maximum power and instantaneous current using a genetic algorithm
[J].
PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
1997,
:135-138
[6]
Kao J, 1997, DES AUT CON, P409, DOI 10.1145/266021.266182
[7]
Subthreshold leakage modeling and reduction techniques
[J].
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS,
2002,
:141-148
[8]
Kao J, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P495, DOI 10.1109/DAC.1998.724522
[10]
KRISTIC A, 1997, P DES AUT C JUN, P383