A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform

被引：5
|
作者：
Sun, Qing [1 ]
Jiang, Jiang [1 ]
Zhu, Yongxin [1 ]
Fu, Yuzhuo [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai 200030, Peoples R China
来源：
2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM) | 2013年
关键词：
DWT; reconfigurable; FPGA implementation; pipeline architecture; high flexibility; VLSI ARCHITECTURE;
D O I：
10.1109/FCCM.2013.23
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we propose a novel architecture for DWT that can be reconfigured to be adapted to different kinds of filter banks and different sizes of inputs. High flexibility and generality are achieved by using the MAC loop based filter(MLBF). Classic methods, such as polyphase structure and fragment-based sample consumption, are used to enhance the parallelism of the system. The architecture can be reconfigured to 3 modes to deal with 1-D or 2-D DWT with different bandwidth and throughput requirements.
引用
收藏
页码：81 / 84
页数：4
相关论文
共 50 条
  • [31] An Efficient Architecture for 2-D Lifting-based Discrete Wavelet Transform
    Yu, Pingping
    Yao, Suying
    Xu, Jiangtao
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 3658 - 3661
  • [32] A Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform
    Zhang, Chengjun
    Wang, Chunyan
    Ahmad, M. Omair
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (08) : 1775 - 1785
  • [33] VLSI architectures of the 1-D and 2-D discrete wavelet transforms for JPEG 2000
    Pan, SB
    Park, RH
    SIGNAL PROCESSING, 2002, 82 (07) : 981 - 992
  • [34] Low Power High Speed VLSI Architecture for 1-D Discrete Wavelet Transform
    Patil, Rashmi
    Kolte, M. T.
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [35] A VLSI architecture for a high-speed computation of the 1-D discrete wavelet transform
    Zhang, CJ
    Wang, CY
    Ahmad, MO
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1461 - 1464
  • [36] The Parallel Algorithm for the 2-D Discrete Wavelet Transform
    Barina, David
    Najman, Pavel
    Kleparnik, Petr
    Kula, Michal
    Zemcik, Pavel
    NINTH INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2017), 2018, 10615
  • [37] The parallel algorithm of 2-D discrete wavelet transform
    He, D
    Zhang, WF
    PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT'2003, PROCEEDINGS, 2003, : 738 - 741
  • [38] On the Scalability of 2-D Discrete Wavelet Transform Algorithms
    José Fridman
    Elias S. Manolakos
    Multidimensional Systems and Signal Processing, 1997, 8 : 185 - 217
  • [39] Precision for 2-D discrete wavelet transform processors
    Weeks, M
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 80 - 89
  • [40] On the scalability of 2-D discrete wavelet transform algorithms
    Fridman, J
    Manolakos, ES
    MULTIDIMENSIONAL SYSTEMS AND SIGNAL PROCESSING, 1997, 8 (1-2) : 185 - 217
12345