FPGA IMPLEMENTATION OF FLOATING-POINT COMPLEX MATRIX INVERSION BASED ON GAUSS-JORDAN ELIMINATION

被引：0

作者：

Moussa, Sherif ^{[1
,2
]}

Razik, Ahmed M. Abdel ^{[3
]}

Dahmane, Adel Omar ^{[1
]}

Hamam, Habib ^{[4
]}

机构：

[1] Univ Quebec Trois Rivieres, Elec & Comp Eng Dept, Trois Rivieres, PQ GA9 5H7, Canada

[2] Canadian Univ Dubai, Sch Engn, Dubai, U Arab Emirates

[3] Arab Acad Sci Technol & Maritime Transport, Sch Engn, Cairo, Egypt

[4] Univ Moncton, Fac Engn, Moncton, NB E1A 3E9, Canada

来源：

2013 26TH ANNUAL IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE) | 2013年

关键词：

MIMO; OFDM; FPGA; matrix inversion;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This work presents the architecture of an optimized complex matrix inversion using GAUSS-JORDAN elimination (GJ-elimination) on FPGA with single precision floating-point representation to be used in MIMO-OFDM receiver. This module consists of single precision floating point arithmetic components and control unit which perform the GJ-elimination algorithm. The proposed architecture performs the GJ-elimination for complex matrix element by element. Only critical arithmetic operations are calculated to get the needed values without performing all the arithmetic operations of the GJ-elimination algorithm. This results in a reduced hardware resources and execution time.

引用

页码：557 / 560

页数：4

共 46 条

[31] Hardware Implementation of a High Speed Floating Point Multiplier Based on FPGA [J].

Gong Renxi ;

Zhang Shangjun ;

Zhang Hainan ;

Meng Xiaobi ;

Gong Wenying ;

Xie Lingling ;

Huang Yang .

ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, :1902-+

[32] Implementation of neural network hardware based on a floating point operation in an FPGA [J].

Kim, Jeong-Seob ;

Jung, Seul .

ICMIT 2007: MECHATRONICS, MEMS, AND SMART MATERIALS, PTS 1 AND 2, 2008, 6794

[33] A floating-point coprocessor configured by a FPGA in a digital platform based on fixed-point DSP for power electronics [J].

Hu, Haibing ;

Jin, Tianjun ;

Zhang, Xianmiao ;

Lu, Zhengyu ;

Qian, Zhaoming .

IPEMC 2006: CES/IEEE 5TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2006, :1183-+

[34] An FPGA-based low-cost VLIW floating-point processor for CNC applications [J].

Dong, Jingchuan ;

Wang, Taiyong ;

Li, Bo ;

Liu, Zhe ;

Yu, Zhigiang .

MICROPROCESSORS AND MICROSYSTEMS, 2017, 50 :14-25

[35] A Model-Based Design Floating-Point Accumulator. Case of Study: FPGA Implementation of a Support Vector Machine Kernel Function [J].

Bassoli, Marco ;

Bianchi, Valentina ;

De Munari, Ilaria .

SENSORS, 2020, 20 (05)

[36] A multi-target on-line ranging method based on matrix sparsification and a division-free Gauss-Jordan solver [J].

Li, Xiaolu ;

Zhang, Zhixin ;

Xie, Xinhao ;

Xu, Lijun ;

Li, Duan .

MEASUREMENT SCIENCE AND TECHNOLOGY, 2021, 32 (09)

[37] Implementation of IEEE 754 Compliant Single Precision Floating-Point Adder Unit Supporting Denormal Inputs on Xilinx FPGA [J].

Shirke, Milind ;

Chandrababu, Sajish ;

Abhyankar, Yogindra .

2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, :408-412

[38] Run-Time-Reconfigurable Multi-Precision Floating-Point Matrix Multiplier Intellectual Property Core on FPGA [J].

Arish, S. ;

Sharma, R. K. .

CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (03) :998-1026

[39] Run-Time-Reconfigurable Multi-Precision Floating-Point Matrix Multiplier Intellectual Property Core on FPGA [J].

S. Arish ;

R. K. Sharma .

Circuits, Systems, and Signal Processing, 2017, 36 :998-1026

[40] A customized floating-point processor design for FPGA and ASIC based thermal compensation in high-precision sensing [J].

Sajjad M. ;

Yusoff M.Z. ;

Ahmed M. .

Annals of Emerging Technologies in Computing, 2021, 5 (01) :40-50

← 1 2 3 4 5 →