Hybrid Multilevel Inverter Topology With Reduced Part Count

被引:0
作者
Ali, J. S. M. [1 ]
Sandeep, N. [2 ]
Vijayakumar, Krishnasamy [1 ]
Yaragatti, Udaykumar R. [2 ]
Blaabjerg, Frede [3 ]
机构
[1] SRM Inst Sci & Technol, Dept Elect & Elect, Chennai, Tamil Nadu, India
[2] Natl Inst Technol Karnataka, Dept Elect & Elect, Surathkal, India
[3] Aalborg Univ, Dept Energy Technol, Aalborg, Denmark
来源
2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES) | 2018年
关键词
Active neutral point clamped (ANPC); multilevel inverter (MLI); power quality; pulse width modulation; t-type converter; IMPLEMENTATION; DESIGN;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A thirteen-level hybrid inverter is realized by amalgamating T-type, active neutral point clamped converter (ANPC) and a two-level converter leg. Compared with conventional multilevel inverters (MLIs), this inverter generates the desired output voltage with reduced components, and the reduction is more significant as the number of voltage level increases. Further, it can be effortlessly extended by appending additional dc-link capacitors while the floating capacitor (FC) which is an integral part of ANPC remains unaltered, thus, requiring no extra sensors. The switching functions derived using a simple logic form equations minimizes the implementation complexity of the FC voltage balancing task. Further, the merit of the proposed inverter is attested through its comprehensive comparison with traditional as well as recent topologies, and it will be proved that the proposed topology exhibits improved lucrative benefits. Finally, the performance of the proposed configuration with its voltage balancing scheme is ascertained through experiments, and the corresponding results are presented.
引用
收藏
页数:5
相关论文
共 17 条
[1]   Medium-Voltage Multilevel Converters-State of the Art, Challenges, and Requirements in Industrial Applications [J].
Abu-Rub, Haitham ;
Holtz, Joachim ;
Rodriguez, Jose ;
Ge Baoming .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2581-2596
[2]   An assessment of recent multilevel inverter topologies with reduced power electronics components for renewable applications [J].
Ali, Jagabar Sathik Mohd ;
Krishnaswamy, Vijayakumar .
RENEWABLE & SUSTAINABLE ENERGY REVIEWS, 2018, 82 :3379-3399
[3]   Multilevel Inverter Topologies With Reduced Device Count: A Review [J].
Gupta, Krishna Kumar ;
Ranjan, Alekh ;
Bhatnagar, Pallavee ;
Sahu, Lalit Kumar ;
Jain, Shailendra .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (01) :135-151
[4]   An Optimized Three-Phase Multilevel Inverter Topology With Separate Level and Phase Sequence Generation Part [J].
Hota, Arpan ;
Jain, Sachin ;
Agarwal, Vivek .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (10) :7414-7418
[5]   Recent Advances and Industrial Applications of Multilevel Converters [J].
Kouro, Samir ;
Malinowski, Mariusz ;
Gopakumar, K. ;
Pou, Josep ;
Franquelo, Leopoldo G. ;
Wu, Bin ;
Rodriguez, Jose ;
Perez, Marcelo A. ;
Leon, Jose I. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2553-2580
[6]   Hybrid Cascaded Multilevel Inverter (HCMLI) With Improved Symmetrical 4-Level Submodule [J].
Lee, Sze Sing ;
Sidorov, Michail ;
Lim, Chee Shen ;
Idris, Nik Rumzi Nik ;
Heng, Yeh En .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (02) :932-935
[7]   Single-Phase Seven-Level Grid-Connected Inverter for Photovoltaic System [J].
Rahim, Nasrudin A. ;
Chaniago, Krismadinata ;
Selvaraj, Jeyraj .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (06) :2435-2443
[8]   Logic-Form-Equation-Based Active Capacitor Voltage Balancing Control Technique for Stacked Multicell Converters [J].
Sadigh, Arash Khoshkbar ;
Dargahi, Vahid ;
Corzine, Keith A. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (05) :3456-3466
[9]   A Switched-Capacitor-Based Multilevel Inverter Topology With Reduced Components [J].
Sandeep, N. ;
Yaragatti, Udaykumar R. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (07) :5538-5542
[10]   Operation and Control of a Nine-Level Modified ANPC Inverter Topology With Reduced Part Count for Grid-Connected Applications [J].
Sandeep, N. ;
Yaragatti, Udaykumar R. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2018, 65 (06) :4810-4818