Simulating realistic bridging and crosstalk faults in an industrial setting

被引：0
|
作者：
Bradford, J [1 ]
Delong, H [1 ]
Polian, I [1 ]
Becker, B [1 ]
机构：
[1] Micronas GmbH, D-79108 Freiburg, Germany
来源：
ETW'02: 7TH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS | 2002年
关键词：
fault simulation; defect-based testing; industrial experiences; crosstalk;
D O I：
10.1109/ETW.2002.1029642
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Three different techniques for simulating realistic faults generated from IC layout are discussed. Two of them deal with bridging faults, and the third one handles crosstalk faults. The simulation is performed on top of a commercial simulator and thus is very well applicable in an industrial environment. No change of the design database and only minimal changes of the test shell are required. Experimental results are reported for a library cell and a block from a full-custom design.
引用
收藏
页码：75 / 80
页数：6
相关论文
共 50 条
  • [1] Simulating realistic bridging and crosstalk faults in an industrial setting
    Bradford, J
    Delong, H
    Polian, I
    Becker, B
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (04): : 387 - 395
  • [2] Simulating Realistic Bridging and Crosstalk Faults in an Industrial Setting
    Jonathan Bradford
    Hartmut Delong
    Ilia Polian
    Bernd Becker
    Journal of Electronic Testing, 2003, 19 : 387 - 395
  • [3] Testing the realistic bridging faults in CMOS circuits
    Song, PL
    Lo, JC
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 84 - 88
  • [4] Simulating resistive bridging and stuck-at faults
    Engelke, P
    Polian, I
    Renovell, M
    Becker, B
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 1051 - 1059
  • [5] Threshold testing: Covering bridging and other realistic faults
    Jiang, ZG
    Gupta, SK
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 390 - 395
  • [6] Simulating resistive-bridging and stuck-at faults
    Engelke, Piet
    Polian, Ilia
    Renovell, Michel
    Becker, Bernd
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) : 2181 - 2192
  • [7] Realistic fault modeling and extraction of multiple bridging and break faults
    Univ of Karlsruhe, Karlsruhe, Germany
    VLSI Des, 2 (163-176):
  • [8] Realistic fault modeling and extraction of multiple bridging and break faults
    Spiegel, G
    Stroele, AP
    VLSI DESIGN, 1998, 7 (02) : 163 - 176
  • [9] Diagnosing realistic bridging faults with single stuck-at information
    Lavo, DB
    Chess, B
    Larrabee, T
    Ferguson, FJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (03) : 255 - 268
  • [10] Improving timing-independent testing of crosstalk using realistic assumptions on delay faults
    Irajpour, Shahdad
    Gupta, Sandeep K.
    Breuer, Melvin A.
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 57 - 64
12345