Double precision Nonlinear cell for fast independent component analysis algorithm

被引:0
作者
Jain, V. K. [1 ]
机构
[1] Univ S Florida, Tampa, FL 33620 USA
来源
UNATTENDED GROUND , SEA, AND AIR SENSOR TECHNOLOGIES AND APPLICATIONS VIII | 2006年 / 6231卷
关键词
independent component analysis; ICA; nonlinear functions; UNL cell; double precision nonlinear cell; theoretical error bound;
D O I
10.1117/12.673535
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Several advanced algorithms in defense and security objectives require high-speed computation of nonlinear functions. These include detection, localization, and identification. Increasingly, such computations must be performed in double precision accuracy in real time. In this paper(1), we develop a significance-based interpolative approach to such evaluations for double precision arguments. It is shown that our approach requires only one major multiplication, which leads to a unified and fast, two-cycle, VLSI architecture for mantissa computations. In contrast, the traditional iterative computations require several cycles to converge and typically these computations vary a lot from one function to another. Moreover, when the evaluation pertains to a compound or concatenated function, the overall time required becomes the sum of the times required by the individual operations. For our approach, the time required remains two cycles even for such compound or concatenated functions. Very importantly, the paper develops a key formula for predicting and bounding the worst case arithmetic error. This new result enables the designer to quickly select the architectural parameters without the expensive and intolerably long simulations, while guaranteeing the desired accuracy. The specific application focus is the mapping of the Independent Component Analysis (ICA) technique to a coarse-grain parallel-processing architecture.
引用
收藏
页数:12
相关论文
共 14 条
[1]  
HAGIHARA Y, 1998, P IEEE INT SOL STAT, P296
[2]   A fast fixed-point algorithm for independent component analysis [J].
Hyvarinen, A ;
Oja, E .
NEURAL COMPUTATION, 1997, 9 (07) :1483-1492
[3]   Independent component analysis:: algorithms and applications [J].
Hyvärinen, A ;
Oja, E .
NEURAL NETWORKS, 2000, 13 (4-5) :411-430
[4]   A 600-MHz 54x54-bit multiplier with rectangular-styled Wallace tree [J].
Itoh, N ;
Naemura, Y ;
Makino, H ;
Nakase, Y ;
Yoshihara, T ;
Horiba, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (02) :249-257
[5]  
JAIN VK, 1995, PROCEEDINGS OF THE 12TH SYMPOSIUM ON COMPUTER ARITHMETIC, P107, DOI 10.1109/ARITH.1995.465370
[6]  
Jain VK, 2005, IEEE INT SOC CONF, P243
[7]  
Jain VK, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6, P509, DOI 10.1109/ISCAS.1999.780206
[8]  
Jain VK, 2005, INT CONF ACOUST SPEE, P77
[9]  
JAIN VK, 2000, DESIGN AUTOMATIO AUG, P339
[10]  
JAIN VK, 1996, P IEEE WORKSH VLSI S, P45