Hardware efficient block matching algorithm based on modified differential evolution optimization for fast motion estimation

被引:0
作者
Praveena, M. [1 ]
Balaji, N. [2 ]
Naidu, C. D. [3 ]
机构
[1] BVRIT Hyderabad Coll Engn Women, Hyderabad, India
[2] JNTUK Univ, Coll Engn, Dept ECE, Narasaraopet, Andhra Pradesh, India
[3] VNR Vignana Jyothi Inst Engn & Technol, Hyderabad, India
关键词
MDEO-BM algorithm; Hardware architecture; Verilog language; Field programmable gate array (FPGA); Xilinx ISE; SEARCH; IMPLEMENTATION; ARCHITECTURES;
D O I
10.1007/s10470-018-1348-5
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, the requirement of quality videos can increase due to the growth of video coding applications, but most applications affected by motion estimation. Recently block matching (BM) algorithms performed very effective and simple for implementation than other motion estimations approach. Different BM architectures are used to estimate the motion with real-time speed but not in quality factors. In this paper, we concentrate to enhance both metrics are speed and quality. The hardware design of BM algorithm is implemented using the modified differential evolution optimization (MDEO), which provides the quality requirement without affecting the area, power, and delay. The main objective of our MDEO-BM algorithm is to computes the motion vector as faster manner without compromising quality. Hardware structure of our MDEO-BM algorithm implemented in Verilog language using Virtex-6 FPGA family and synthesized using Xilinx ISE Design Suite 14.5. The proposed architecture of MDEO-BM algorithm achieves a critical path delay of 4.487 ns and the maximum frequency of 222.875 MHz. The performance of proposed architecture is analyzed by delay, area, and power and quality of estimated motion vectors are analyzed by PSNR with different test video sequences. Simulation results shows that our MDEO-BM algorithm performs efficient in terms of hardware utilization, power consumption, maximum clock frequency and quality metrics.
引用
收藏
页码:389 / 404
页数:16
相关论文
共 31 条
[1]  
[Anonymous], 2003, JOINT VIDEO TEAM JVT
[2]   PERFORMANCE OF OPTICAL-FLOW TECHNIQUES [J].
BARRON, JL ;
FLEET, DJ ;
BEAUCHEMIN, SS .
INTERNATIONAL JOURNAL OF COMPUTER VISION, 1994, 12 (01) :43-77
[3]   An Efficient VLSI Architecture of the Enhanced Three Step Search Algorithm [J].
Biswas B. ;
Mukherjee R. ;
Saha P. ;
Chakrabarti I. .
Journal of The Institution of Engineers (India): Series B, 2016, 97 (03) :303-309
[4]   An efficient search strategy for block motion estimation using image features [J].
Chan, YL ;
Siu, WC .
IEEE TRANSACTIONS ON IMAGE PROCESSING, 2001, 10 (08) :1223-1238
[5]   A novel self-organizing neural network for motion segmentation [J].
Cirrincione, G ;
Cirrincione, M .
APPLIED INTELLIGENCE, 2003, 18 (01) :27-35
[6]  
Cortes-Antonio P, 2012, ACTA POLYTECH HUNG, V11, P139
[8]  
El-Ashry R., 2011, 2011 24 CAN C EL COM
[9]  
HOE DHK, 2012, INT J RECONFIG COMPU, V2012, P19028
[10]   Very large scale integration (VLSI) implementation of low-complexity variable block size motion estimation for H.264/AVC coding [J].
Hsia, S. -C. ;
Hong, P. -Y. .
IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (05) :414-424