A multilevel memristor-CMOS memory cell as a ReRAM

被引:35
作者
Rabbani, Payam [1 ]
Dehghani, Rasoul [1 ]
Shahpari, Nima [2 ]
机构
[1] Isfahan Univ Technol, Esfahan, Iran
[2] Isfahan Univ, Esfahan, Iran
关键词
Memristor; Multilevel storage; Hybrid structure; Nonvolatile memory; DEVICE;
D O I
10.1016/j.mejo.2015.10.006
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Memristor is a newly invented device and since it has been found, has drawn a lot of attention from integrated electronics designers because of its nanometer size and special electrical properties. One of the most significant characteristics of a memristor is its memory property. In this paper, a nonvolatile memory cell, based on the hybrid structure of memristor and Complementary Metal-Oxide-Semiconductor (CMOS) is proposed which can be used as a resistive Random Access Memory (RAM). This cell can store data in either binary or non-binary (multilevel) logic, increasing the amount of storable data per square area of a memory chip by increasing the levels of stored data. The methodologies of work with this multilevel logic and data saving and retention are discussed and the suitable one is chosen. The proposed memory cell has a read time comparable to other RAMs and flash memories and percent's of area reduction per two bits of data with at least 50% increase in reading speed - for ternary logic - per data. Power consumption is also reduced. The buffer for this cell corresponding to ternary logic is also presented. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1283 / 1290
页数:8
相关论文
共 50 条
  • [31] A High Reliable Design of Memristor-Based Multilevel Memory
    Wang XiaoPing
    Wang ZiYing
    Shen Yi
    2015 34TH CHINESE CONTROL CONFERENCE (CCC), 2015, : 5615 - 5618
  • [32] Defect Analysis and Parallel Testing for 3D Hybrid CMOS-Memristor Memory
    Liu, Peng
    You, Zhiqiang
    Wu, Jigang
    Elimu, Michael
    Wang, Weizheng
    Cai, Shuo
    Han, Yinhe
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (02) : 745 - 758
  • [33] Design Considerations for Multilevel CMOS/Nano Memristive Memory
    Manem, H.
    Rajendran, J.
    Rose, G. S.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2012, 8 (01)
  • [34] Logic-in-memory application of CMOS compatible silicon nitride memristor
    Kim, Dahye
    Kim, Sunghun
    Kim, Sungjun
    CHAOS SOLITONS & FRACTALS, 2021, 153
  • [35] A Memristor-based Memory Cell with no Refresh
    Junsangsri, Pilin
    Han, Jie
    Lombardi, Fabrizio
    2014 IEEE 14TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2014, : 947 - 950
  • [36] ASSOCIATIVE MEMORY ALGORITHM for VISUAL PATTERN RECOGNITION with MEMRISTOR ARRAY and CMOS NEURON
    Chowdhury, Anik
    Sarkar, Mrinmoy
    Arka, Aqeeb Iqbal
    Harun-ur Rashid, A. B. M.
    2016 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2016, : 42 - 45
  • [37] A Memristor SPICE Model Accounting for Volatile Characteristics of Practical ReRAM
    Berdan, Radu
    Lim, Chuan
    Khiat, Ali
    Papavassiliou, Christos
    Prodromakis, Themis
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) : 135 - 137
  • [38] Hybrid CMOS-Memristor 4T-NVSRAM Cell for Low Power Applications
    Jadon, Atibhi
    Akashe, Shyam
    2014 INNOVATIVE APPLICATIONS OF COMPUTATIONAL INTELLIGENCE ON POWER, ENERGY AND CONTROLS WITH THEIR IMPACT ON HUMANITY (CIPECH), 2014, : 369 - 373
  • [39] An Advanced Memory WRITE Algorithm to Mitigate the Effects of ReRAM Cell Variability
    Ramirez, Vicente
    Cayo, Jose
    Vourkas, Ioarmis
    2024 13TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES, MOCAST 2024, 2024,
  • [40] Study of Multilevel Programming in Programmable Metallization Cell (PMC) Memory
    Russo, Ugo
    Kamalanathan, Deepak
    Ielmini, Daniele
    Lacaita, Andrea L.
    Kozicki, Michael N.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (05) : 1040 - 1047