A multilevel memristor-CMOS memory cell as a ReRAM

被引:35
作者
Rabbani, Payam [1 ]
Dehghani, Rasoul [1 ]
Shahpari, Nima [2 ]
机构
[1] Isfahan Univ Technol, Esfahan, Iran
[2] Isfahan Univ, Esfahan, Iran
关键词
Memristor; Multilevel storage; Hybrid structure; Nonvolatile memory; DEVICE;
D O I
10.1016/j.mejo.2015.10.006
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Memristor is a newly invented device and since it has been found, has drawn a lot of attention from integrated electronics designers because of its nanometer size and special electrical properties. One of the most significant characteristics of a memristor is its memory property. In this paper, a nonvolatile memory cell, based on the hybrid structure of memristor and Complementary Metal-Oxide-Semiconductor (CMOS) is proposed which can be used as a resistive Random Access Memory (RAM). This cell can store data in either binary or non-binary (multilevel) logic, increasing the amount of storable data per square area of a memory chip by increasing the levels of stored data. The methodologies of work with this multilevel logic and data saving and retention are discussed and the suitable one is chosen. The proposed memory cell has a read time comparable to other RAMs and flash memories and percent's of area reduction per two bits of data with at least 50% increase in reading speed - for ternary logic - per data. Power consumption is also reduced. The buffer for this cell corresponding to ternary logic is also presented. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1283 / 1290
页数:8
相关论文
共 50 条
  • [1] Robust Hybrid Memristor-CMOS Memory: Modeling and Design
    Mohammad, Baker
    Homouz, Dirar
    Elgabra, Hazem
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (11) : 2069 - 2079
  • [2] A Serial Access Scheme Design on Memristor-CMOS Hybrid Memory
    Guo, Yanwen
    Wang, Xiaoping
    Hong, Qinghui
    Zhang, Yang
    IEEE ACCESS, 2020, 8 : 35031 - 35037
  • [3] A Novel Content Addressable Memory Based on Hybrid Memristor-CMOS Architecture
    Wang, Xiaoping
    Yang, Yuanyuan
    Shang, Meijia
    2018 37TH CHINESE CONTROL CONFERENCE (CCC), 2018, : 8502 - 8506
  • [4] Memristor-CMOS logic and digital computational components
    Cho, Kyoungrok
    Lee, Sang-Jin
    Eshraghian, Kamran
    MICROELECTRONICS JOURNAL, 2015, 46 (03) : 214 - 220
  • [5] Memristor-CMOS Interfacing Circuit SPICE Model
    Mokhtar, Siti Musliha Ajmal Binti
    Abdullah, Wan Fazlida Hanim
    ISCAIE 2015 - 2015 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS, 2015, : 147 - 150
  • [6] Memristor augmented ReRAM Cell for Cross-bar Memory Architecture
    Mishra, Shashi Kant
    Sahoo, Satyajeet
    Prabaharan, S. R. S.
    2017 INTERNATIONAL CONFERENCE ON NEXTGEN ELECTRONIC TECHNOLOGIES: SILICON TO SOFTWARE (ICNETS2), 2017, : 456 - 462
  • [7] Hybrid Memristor-CMOS Obfuscation Against Untrusted Foundries
    Rezaei, Amin
    Gu, Jie
    Zhou, Hai
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 537 - 542
  • [8] A Memristor-CMOS Hybrid Circuit for Classical Conditioning Reflex
    Yang, Le
    Zeng, Zhigang
    2018 8TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST 2018), 2018, : 257 - 261
  • [9] High-Density Memristor-CMOS Ternary Logic Family
    Wang, Xiao-Yuan
    Zhou, Peng-Fei
    Eshraghian, Jason K.
    Lin, Chih-Yang
    Iu, Herbert Ho-Ching
    Chang, Ting-Chang
    Kang, Sung-Mo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (01) : 264 - 274
  • [10] FPGA Synthesis of Ternary Memristor-CMOS Decoders for Active Matrix Microdisplays
    Wang, Xiao-Yuan
    Wu, Zhi-Ru
    Zhou, Peng-Fei
    Iu, Herbert Ho-Ching
    Kang, Sung-Mo
    Eshraghian, Jason K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (09) : 3501 - 3511