A new physical insight into the zero-temperature coefficient with self-heating in silicon-on-insulator fin field-effect transistors

被引:4
作者
Banchhor, Shashank [1 ]
Chauhan, Nitanshu [1 ,2 ]
Anand, Bulusu [1 ]
机构
[1] Indian Inst Technol Roorkee, Dept Elect & Commun Engn, Roorkee 247667, Uttar Pradesh, India
[2] Natl Inst Technol Uttarakhand, Dept Elect Engn, Srinagar 246174, India
关键词
fin field-effect transistor; lattice temperature; self-heating effect; velocity saturation; zero-temperature coefficient; VOLTAGE; RESISTANCE; OPTIMIZATION; DEPENDENCE; TRANSPORT; FINFETS; DESIGN;
D O I
10.1088/1361-6641/abd220
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The conflicting impacts of temperature on the threshold voltage and mobility, and consequently on the transfer characteristics of a MOSFET, result in a zero-temperature coefficient (ZTC) point. This point is very important for ensuring the stability of the circuit against temperature variations, as the drain current is temperature independent at this bias voltage. In this work, for the first time, we analyze ZTC bias-point instability caused by the self-heating effect (SHE). For this, we discuss the impact of lattice and carrier temperatures, influenced by the SHE, on the ZTC point, which is important in fin field-effect transistors. We report that the SHE causes the ZTC gate bias voltage to be lowered significantly, by about 16% of the overdrive voltage. We also explain the physics of this phenomenon and present a model to explain this change in the ZTC bias caused by the SHE. We discuss the relation between the change in ZTC due to changes in the threshold voltage, saturation velocity, and their temperature derivatives. Our results also show that the drift of the ZTC (i.e. Delta ZTC=ZTCw/oSHE-ZTCwithSHE<i) is more critical at higher drain-to-source voltages (V-DS). It is important, from an analog-circuit point of view, to predict the ZTC bias point drift caused by the SHE. Furthermore, a common-source amplifier biased at the ZTC predicted by our model-based method is simulated to validate the stability of the circuit against temperature variations. To improve the device design, the device dimensions are optimized to minimize the drift of the ZTC.
引用
收藏
页数:7
相关论文
共 26 条
[1]   Thermal conductivity of silicon doped by phosphorus: ab initio study [J].
Andriyevsky, B. ;
Janke, W. ;
Stadnyk, V. Yo. ;
Romanyuk, M. O. .
MATERIALS SCIENCE-POLAND, 2017, 35 (04) :717-724
[2]  
[Anonymous], 2009, FUNDAMENTALS MODERN, DOI DOI 10.1017/CBO9781139195065
[3]  
[Anonymous], 2018, SENT TCAD VERS 2018
[4]  
[Anonymous], 2013, IEDM, DOI DOI 10.1109/IEDM.2013.6724625
[5]   A New Aspect of Saturation Phenomenon in FinFETs and Its Implication on Analog Circuits [J].
Banchhor, Shashank ;
Kumar, Kintada Dinesh ;
Dwivedi, Ashish ;
Anand, Bulusu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) :2863-2868
[6]   An Experimental Approach to Characterizing the Channel Local Temperature Induced by Self-Heating Effect in FinFET [J].
Hsieh, E. Ray ;
Jiang, Meng-Ru ;
Lin, Jian-Li ;
Chung, Steve S. ;
Chen, Tse Pu ;
Huang, Shih An ;
Chen, Tai-Ju ;
Cheng, Osbert .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01) :866-874
[7]   REVIEW OF SOME CHARGE TRANSPORT PROPERTIES OF SILICON [J].
JACOBONI, C ;
CANALI, C ;
OTTAVIANI, G ;
QUARANTA, AA .
SOLID-STATE ELECTRONICS, 1977, 20 (02) :77-89
[8]   Modeling of Effective Thermal Resistance in Sub-14-nm Stacked Nanowire and FinFETs [J].
Jain, Ishita ;
Gupta, Anshul ;
Hook, Terence B. ;
Dixit, Abhisek .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (10) :4238-4244
[9]   Design and optimization of FinFETs for ultra-low-voltage analog applications [J].
Kranti, Abhinav ;
Armstrong, G. Alastair .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3308-3316
[10]   Optimization of the source/drain extension region profile for suppression of short channel effects in sub-50 nm DG MOSFETs with high-κ gate dielectrics [J].
Kranti, Abhinav ;
Armstrong, G. Alastair .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (12) :1563-1572