Accelerating Weather Prediction Using Near-Memory Reconfigurable Fabric

被引:5
作者
Singh, Gagandeep [1 ]
Diamantopoulos, Dionysios [1 ]
Gomez-Luna, Juan [1 ]
Hagleitner, Christoph [1 ]
Stuijk, Sander [2 ]
Corporaal, Henk [2 ]
Mutlu, Onur [1 ]
机构
[1] IBM Res Europe, Zurich Lab, Zurich, Switzerland
[2] Eindhoven Univ Technol, Eindhoven, Netherlands
基金
欧盟地平线“2020”;
关键词
FPGA; near-memory computing; weather modeling; high-performance computing; processing in memory; MULTI-FPGA ACCELERATOR; STENCIL COMPUTATION; OPTIMIZATION; MODEL; DRAM;
D O I
10.1145/3501804
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ongoing climate change calls for fast and accurate weather and climate modeling. However, when solving large-scale weather prediction simulations, state-of-the-art CPU and GPU implementations suffer from limited performance and high energy consumption. These implementations are dominated by complex irregular memory access patterns and low arithmetic intensity that pose fundamental challenges to acceleration. To overcome these challenges, we propose and evaluate the use of near-memory acceleration using a reconfigurable fabric with high-bandwidth memory (HBM). We focus on compound stencils that are fundamental kernels in weather prediction models. By using high-level synthesis techniques, we develop NERO, an field-programmable gate array+HBM-based accelerator connected through Open Coherent Accelerator Processor Interface to an IBM POWER9 host system. Our experimental results show that NERO outperforms a 16-core POWER9 system by 5.3x and 12.7x when running two different compound stencil kernels. NERO reduces the energy consumption by 12x and 35x for the same two kernels over the POWER9 system with an energy efficiency of 1.61 GFLOPS/W and 21.01 GFLOPS/W. We conclude that employing near-memory acceleration solutions for weather prediction modeling is promising as a means to achieve both high performance and high energy efficiency.
引用
收藏
页数:27
相关论文
共 163 条
[1]   A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing [J].
Ahn, Junwhan ;
Hong, Sungpack ;
Yoo, Sungjoo ;
Mutlu, Onur ;
Choi, Kiyoung .
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, :105-117
[2]  
Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P336, DOI [10.1145/2872887.2750385, 10.1145/2749469.2750385]
[3]   Data Reorganization in Memory Using 3D-stacked DRAM [J].
Akin, Berkin ;
Franchetti, Franz ;
Hoe, James C. .
2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, :131-143
[4]  
Alian M, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P802, DOI [10.1109/MICR0.2018.00070, 10.1109/MICRO.2018.00070]
[5]   Technology dictates algorithms: recent developments in read alignment [J].
Alser, Mohammed ;
Rotman, Jeremy ;
Deshpande, Dhrithi ;
Taraszka, Kodi ;
Shi, Huwenbo ;
Baykal, Pelin Icer ;
Yang, Harry Taegyun ;
Xue, Victor ;
Knyazev, Sergey ;
Singer, Benjamin D. ;
Balliu, Brunilda ;
Koslicki, David ;
Skums, Pavel ;
Zelikovsky, Alex ;
Alkan, Can ;
Mutlu, Onur ;
Mangul, Serghei .
GENOME BIOLOGY, 2021, 22 (01)
[6]   SneakySnake: a fast and accurate universal genome pre-alignment filter for CPUs, GPUs and FPGAs [J].
Alser, Mohammed ;
Shahroodi, Taha ;
Gomez-Luna, Juan ;
Alkan, Can ;
Mutlu, Onur .
BIOINFORMATICS, 2020, 36 (22-23) :5282-5290
[7]   Shouji: a fast and efficient pre-alignment filter for sequence alignment [J].
Alser, Mohammed ;
Hassan, Hasan ;
Kumar, Akash ;
Mutlu, Onur ;
Alkan, Can .
BIOINFORMATICS, 2019, 35 (21) :4255-4263
[8]   GateKeeper: a new hardware architecture for accelerating pre-alignment in DNA short read mapping [J].
Alser, Mohammed ;
Hassan, Hasan ;
Xin, Hongyi ;
Ergin, Oguz ;
Mutlu, Onur ;
Alkan, Can .
BIOINFORMATICS, 2017, 33 (21) :3355-3363
[9]  
Alser Mohammed, 2020, IEEE Micro
[10]   AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM [J].
Angizi, Shaahin ;
Sun, Jiao ;
Zhang, Wei ;
Fan, Deliang .
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,